JPS60141021A - 4値出力回路 - Google Patents
4値出力回路Info
- Publication number
- JPS60141021A JPS60141021A JP58249222A JP24922283A JPS60141021A JP S60141021 A JPS60141021 A JP S60141021A JP 58249222 A JP58249222 A JP 58249222A JP 24922283 A JP24922283 A JP 24922283A JP S60141021 A JPS60141021 A JP S60141021A
- Authority
- JP
- Japan
- Prior art keywords
- level
- output
- channel transistor
- turned
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58249222A JPS60141021A (ja) | 1983-12-28 | 1983-12-28 | 4値出力回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58249222A JPS60141021A (ja) | 1983-12-28 | 1983-12-28 | 4値出力回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60141021A true JPS60141021A (ja) | 1985-07-26 |
| JPH0157536B2 JPH0157536B2 (enExample) | 1989-12-06 |
Family
ID=17189731
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58249222A Granted JPS60141021A (ja) | 1983-12-28 | 1983-12-28 | 4値出力回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60141021A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5126600A (en) * | 1988-12-07 | 1992-06-30 | Apt Instruments Corp. | Truth value generating basic circuit suitable for analog inputs |
| US8643458B2 (en) | 2009-04-16 | 2014-02-04 | Siemens Aktiengesellschaft | Winding and method for producing a winding |
-
1983
- 1983-12-28 JP JP58249222A patent/JPS60141021A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5126600A (en) * | 1988-12-07 | 1992-06-30 | Apt Instruments Corp. | Truth value generating basic circuit suitable for analog inputs |
| US8643458B2 (en) | 2009-04-16 | 2014-02-04 | Siemens Aktiengesellschaft | Winding and method for producing a winding |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0157536B2 (enExample) | 1989-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4477737A (en) | Voltage generator circuit having compensation for process and temperature variation | |
| US5399915A (en) | Drive circuit including two level-shift circuits | |
| JP3204690B2 (ja) | マルチモード入力回路 | |
| EP0231062A1 (en) | Level conversion circuit | |
| US4642488A (en) | CMOS input buffer accepting TTL level inputs | |
| EP0486010B1 (en) | Multi-level logic input circuit | |
| EP0196113A2 (en) | Tri-state buffer circuit | |
| US5124590A (en) | CMOS tri-mode input buffer | |
| US6426658B1 (en) | Buffers with reduced voltage input/output signals | |
| JPS60141021A (ja) | 4値出力回路 | |
| JP2000194432A (ja) | Cmosロジック用電源回路 | |
| JP2762830B2 (ja) | ステッピングモータ駆動回路 | |
| KR0135017B1 (ko) | 저전력 출력 버퍼회로 | |
| JPH0355912A (ja) | ヒステリシス回路 | |
| JPS6025323A (ja) | 半導体集積回路 | |
| JPS6334798A (ja) | ラツチ回路 | |
| KR940002743B1 (ko) | 퍼지 d형 래치회로 | |
| JPH0799288A (ja) | 基板バイアス電圧出力回路 | |
| JPH0377537B2 (enExample) | ||
| JPH03248620A (ja) | 出力回路 | |
| JPH04266216A (ja) | レベル変換回路 | |
| JPS63275223A (ja) | 出力バツフア−回路 | |
| JPS63253597A (ja) | 読出し専用記憶装置 | |
| JPS63131613A (ja) | 入力レベル選択機能付入力バツフア | |
| JPH0482083A (ja) | 入力信号バッファ回路 |