JPS60130921A - 多入力cmosゲ−ト回路 - Google Patents
多入力cmosゲ−ト回路Info
- Publication number
- JPS60130921A JPS60130921A JP58240104A JP24010483A JPS60130921A JP S60130921 A JPS60130921 A JP S60130921A JP 58240104 A JP58240104 A JP 58240104A JP 24010483 A JP24010483 A JP 24010483A JP S60130921 A JPS60130921 A JP S60130921A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- load element
- gate
- power supply
- gate circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000295 complement effect Effects 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 8
- 230000007257 malfunction Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58240104A JPS60130921A (ja) | 1983-12-20 | 1983-12-20 | 多入力cmosゲ−ト回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58240104A JPS60130921A (ja) | 1983-12-20 | 1983-12-20 | 多入力cmosゲ−ト回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60130921A true JPS60130921A (ja) | 1985-07-12 |
JPH0465571B2 JPH0465571B2 (enrdf_load_stackoverflow) | 1992-10-20 |
Family
ID=17054546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58240104A Granted JPS60130921A (ja) | 1983-12-20 | 1983-12-20 | 多入力cmosゲ−ト回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60130921A (enrdf_load_stackoverflow) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56107644A (en) * | 1980-01-31 | 1981-08-26 | Toshiba Corp | Logical circuit |
JPS58196729A (ja) * | 1982-05-11 | 1983-11-16 | Matsushita Electric Ind Co Ltd | C―mos多入力ゲート回路 |
-
1983
- 1983-12-20 JP JP58240104A patent/JPS60130921A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56107644A (en) * | 1980-01-31 | 1981-08-26 | Toshiba Corp | Logical circuit |
JPS58196729A (ja) * | 1982-05-11 | 1983-11-16 | Matsushita Electric Ind Co Ltd | C―mos多入力ゲート回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0465571B2 (enrdf_load_stackoverflow) | 1992-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1854215A2 (en) | Logic circuit and method of logic circuit design | |
US6215329B1 (en) | Output stage for a memory device and for low voltage applications | |
JP2003102166A (ja) | チャージポンプ回路 | |
WO1982000741A1 (en) | Clocked igfet logic circuit | |
US5124778A (en) | CMOS semiconductor integrated circuit device | |
US3755689A (en) | Two-phase three-clock mos logic circuits | |
JPS60130921A (ja) | 多入力cmosゲ−ト回路 | |
US5309043A (en) | Compound logic circuit having NAND and NOR gate outputs and two transistors connected within both gate circuits | |
US6917221B2 (en) | Method and apparatus for enhancing the soft error rate immunity of dynamic logic circuits | |
Thoidis et al. | Multiple-valued logic voltage-mode storage circuits based on true-single-phase clocked logic | |
KR900006541B1 (ko) | 다입력 cmos 게이트회로와 그것을 사용한 카운터·디코우더 | |
JPS60143020A (ja) | カウンタ・デコ−ダ | |
JPS5862939A (ja) | 論理回路 | |
JPH01261023A (ja) | 半導体集積回路装置 | |
JPH0355912A (ja) | ヒステリシス回路 | |
JP2755890B2 (ja) | トランスミッション型論理回路 | |
JPH06105875B2 (ja) | 半導体集積論理回路 | |
JPH0626312B2 (ja) | 多入力cmosゲ−ト回路 | |
JPS6282817A (ja) | 論理回路 | |
Lakshmi et al. | A Technique for designing high speed noise immune CMOS domino high fan-in circuits in 16nm technology | |
JPH02280521A (ja) | アナログ・スイッチ回路 | |
JPH0218959A (ja) | 出力回路 | |
JPS6062238A (ja) | 論理回路 | |
Embabi et al. | MOS Digital Integrated Circuits | |
JPS62185407A (ja) | 論理回路 |