JPS60127819A - バイナリ−カウンタ - Google Patents
バイナリ−カウンタInfo
- Publication number
- JPS60127819A JPS60127819A JP58236664A JP23666483A JPS60127819A JP S60127819 A JPS60127819 A JP S60127819A JP 58236664 A JP58236664 A JP 58236664A JP 23666483 A JP23666483 A JP 23666483A JP S60127819 A JPS60127819 A JP S60127819A
- Authority
- JP
- Japan
- Prior art keywords
- flip
- counter
- flop
- gate
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58236664A JPS60127819A (ja) | 1983-12-15 | 1983-12-15 | バイナリ−カウンタ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58236664A JPS60127819A (ja) | 1983-12-15 | 1983-12-15 | バイナリ−カウンタ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60127819A true JPS60127819A (ja) | 1985-07-08 |
| JPH0220175B2 JPH0220175B2 (enrdf_load_stackoverflow) | 1990-05-08 |
Family
ID=17003955
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58236664A Granted JPS60127819A (ja) | 1983-12-15 | 1983-12-15 | バイナリ−カウンタ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60127819A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62151029A (ja) * | 1985-12-25 | 1987-07-06 | Nec Corp | カウンタ付直列−並列変換回路 |
-
1983
- 1983-12-15 JP JP58236664A patent/JPS60127819A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62151029A (ja) * | 1985-12-25 | 1987-07-06 | Nec Corp | カウンタ付直列−並列変換回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0220175B2 (enrdf_load_stackoverflow) | 1990-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
| JPS6084015A (ja) | 同期式アツプ/ダウンカウンタ | |
| US5327019A (en) | Double edge single data flip-flop circuitry | |
| US6018560A (en) | Up/down counter | |
| JPS58209230A (ja) | プログラマブルカウンタ | |
| US3541356A (en) | Rs,jk flip-flop building block for logical circuits | |
| US4692640A (en) | Majority circuit comprising binary counter | |
| JPS60127819A (ja) | バイナリ−カウンタ | |
| JPS6129577B2 (enrdf_load_stackoverflow) | ||
| US4581751A (en) | Reversible shift register | |
| JP2923175B2 (ja) | クロック発生回路 | |
| JPS639768B2 (enrdf_load_stackoverflow) | ||
| JPS639770B2 (enrdf_load_stackoverflow) | ||
| JPH0653818A (ja) | 多数ビットグレイコードカウンタ | |
| JPS59104820A (ja) | フリツプフロツプ回路 | |
| JPH0247642Y2 (enrdf_load_stackoverflow) | ||
| JPH0683066B2 (ja) | カウンタ回路 | |
| JPH04207519A (ja) | ラッチ回路 | |
| JPH0515230B2 (enrdf_load_stackoverflow) | ||
| JPH02113619A (ja) | パルス発生回路 | |
| JPH05265588A (ja) | クロック生成回路 | |
| JPS636166B2 (enrdf_load_stackoverflow) | ||
| JPH04117727A (ja) | カウンター回路 | |
| JPH04302527A (ja) | 計数回路 | |
| JPH0161266B2 (enrdf_load_stackoverflow) |