JPS60121795A - 多層配線板の製造方法 - Google Patents

多層配線板の製造方法

Info

Publication number
JPS60121795A
JPS60121795A JP22920583A JP22920583A JPS60121795A JP S60121795 A JPS60121795 A JP S60121795A JP 22920583 A JP22920583 A JP 22920583A JP 22920583 A JP22920583 A JP 22920583A JP S60121795 A JPS60121795 A JP S60121795A
Authority
JP
Japan
Prior art keywords
wiring layer
layer
insulating layer
conductive wiring
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22920583A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0534839B2 (enrdf_load_stackoverflow
Inventor
中山 宗雄
晃 橋本
西村 俊博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Denshi Kagaku KK
Original Assignee
Tokyo Denshi Kagaku KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Denshi Kagaku KK filed Critical Tokyo Denshi Kagaku KK
Priority to JP22920583A priority Critical patent/JPS60121795A/ja
Publication of JPS60121795A publication Critical patent/JPS60121795A/ja
Publication of JPH0534839B2 publication Critical patent/JPH0534839B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP22920583A 1983-12-06 1983-12-06 多層配線板の製造方法 Granted JPS60121795A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22920583A JPS60121795A (ja) 1983-12-06 1983-12-06 多層配線板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22920583A JPS60121795A (ja) 1983-12-06 1983-12-06 多層配線板の製造方法

Publications (2)

Publication Number Publication Date
JPS60121795A true JPS60121795A (ja) 1985-06-29
JPH0534839B2 JPH0534839B2 (enrdf_load_stackoverflow) 1993-05-25

Family

ID=16888461

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22920583A Granted JPS60121795A (ja) 1983-12-06 1983-12-06 多層配線板の製造方法

Country Status (1)

Country Link
JP (1) JPS60121795A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62250656A (ja) * 1986-04-23 1987-10-31 Nec Corp 半導体装置の製造方法
CN111093335A (zh) * 2019-12-20 2020-05-01 京东方科技集团股份有限公司 电子设备、电路板及其制备方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5133575A (en) * 1974-09-17 1976-03-22 Nippon Telegraph & Telephone Tasohaisenkozo
JPS5892239A (ja) * 1981-11-27 1983-06-01 Mitsubishi Electric Corp 半導体装置の製造方法
JPS5893328A (ja) * 1981-11-30 1983-06-03 Toshiba Corp 絶縁層の平担化方法
JPS5895839A (ja) * 1981-12-01 1983-06-07 Nec Corp 半導体装置の製造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5133575A (en) * 1974-09-17 1976-03-22 Nippon Telegraph & Telephone Tasohaisenkozo
JPS5892239A (ja) * 1981-11-27 1983-06-01 Mitsubishi Electric Corp 半導体装置の製造方法
JPS5893328A (ja) * 1981-11-30 1983-06-03 Toshiba Corp 絶縁層の平担化方法
JPS5895839A (ja) * 1981-12-01 1983-06-07 Nec Corp 半導体装置の製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62250656A (ja) * 1986-04-23 1987-10-31 Nec Corp 半導体装置の製造方法
CN111093335A (zh) * 2019-12-20 2020-05-01 京东方科技集团股份有限公司 电子设备、电路板及其制备方法
CN111093335B (zh) * 2019-12-20 2022-03-01 京东方科技集团股份有限公司 电子设备、电路板及其制备方法

Also Published As

Publication number Publication date
JPH0534839B2 (enrdf_load_stackoverflow) 1993-05-25

Similar Documents

Publication Publication Date Title
EP0046525B1 (en) Planar multi-level metal-insulator structure comprising a substrate, a conductive interconnection pattern and a superposed conductive structure and a method to form such a structure
US4894351A (en) Method for making a silicon IC with planar double layer metal conductors system
JPS6350860B2 (enrdf_load_stackoverflow)
US4447824A (en) Planar multi-level metal process with built-in etch stop
JPS6254454A (ja) 集積回路上の絶縁性構成体及びその製造方法
EP0073910A2 (en) Method of etching polyimide
JPS60142545A (ja) 多層複合構造体
JPS60121795A (ja) 多層配線板の製造方法
JPH06275577A (ja) 半導体装置のコンタクトホール形成方法
JPH06267943A (ja) 半導体装置の製造方法
JP2716156B2 (ja) 半導体装置の製造方法
JP2849286B2 (ja) 半導体装置の製造方法
JPH09241518A (ja) 樹脂組成物および多層配線形成方法
JP2928409B2 (ja) 半導体装置の製造方法
JP2606315B2 (ja) 半導体装置の製造方法
JPH0430524A (ja) 半導体装置の製造方法
JPH06244286A (ja) 半導体装置の製造方法
JPS63156340A (ja) 半導体装置の製造方法
JPH10214892A (ja) 半導体装置の製造方法
KR100246780B1 (ko) 반도체 소자의 스핀 온 글라스막 형성 방법
JPH0449258B2 (enrdf_load_stackoverflow)
JPH05267279A (ja) 半導体装置の製造方法
JPH05283377A (ja) 有機シリコーン系樹脂膜の形成方法、半導体装置の製造方法及び位相シフトマスクの製造方法
JP3295172B2 (ja) ドライエッチング方法及び半導体装置の製造方法
JPH05121560A (ja) 半導体装置の製造方法