JPS60117918A - 一致検出回路 - Google Patents
一致検出回路Info
- Publication number
- JPS60117918A JPS60117918A JP22434083A JP22434083A JPS60117918A JP S60117918 A JPS60117918 A JP S60117918A JP 22434083 A JP22434083 A JP 22434083A JP 22434083 A JP22434083 A JP 22434083A JP S60117918 A JPS60117918 A JP S60117918A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- bits
- counter
- trpl
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
- H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22434083A JPS60117918A (ja) | 1983-11-30 | 1983-11-30 | 一致検出回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22434083A JPS60117918A (ja) | 1983-11-30 | 1983-11-30 | 一致検出回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60117918A true JPS60117918A (ja) | 1985-06-25 |
| JPH0416968B2 JPH0416968B2 (cs) | 1992-03-25 |
Family
ID=16812217
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22434083A Granted JPS60117918A (ja) | 1983-11-30 | 1983-11-30 | 一致検出回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60117918A (cs) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0964724A (ja) * | 1995-08-21 | 1997-03-07 | Fujitsu Ltd | Nor論理回路 |
| JPH10144098A (ja) * | 1996-11-11 | 1998-05-29 | Oki Electric Ind Co Ltd | 半導体集積回路 |
| JP2018074403A (ja) * | 2016-10-31 | 2018-05-10 | 株式会社デンソーウェーブ | リモートコントローラー |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5333026A (en) * | 1976-09-09 | 1978-03-28 | Toshiba Corp | Coincidence detection circuit |
-
1983
- 1983-11-30 JP JP22434083A patent/JPS60117918A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5333026A (en) * | 1976-09-09 | 1978-03-28 | Toshiba Corp | Coincidence detection circuit |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0964724A (ja) * | 1995-08-21 | 1997-03-07 | Fujitsu Ltd | Nor論理回路 |
| JPH10144098A (ja) * | 1996-11-11 | 1998-05-29 | Oki Electric Ind Co Ltd | 半導体集積回路 |
| JP2018074403A (ja) * | 2016-10-31 | 2018-05-10 | 株式会社デンソーウェーブ | リモートコントローラー |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0416968B2 (cs) | 1992-03-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR970010642B1 (ko) | 반도체 장치 | |
| US6473354B2 (en) | Semiconductor integrated circuit device and method of activating the same | |
| KR890004321A (ko) | 로직마크로 및 랜덤억세스메모리 마크로를 구비한 반도체 집적회로장치 | |
| EP0578821A4 (en) | Semiconductor device | |
| JPH02263463A (ja) | 半導体集積回路 | |
| JPS6169215A (ja) | プログラマブル・ロジツク・アレイ | |
| JPS60117918A (ja) | 一致検出回路 | |
| CA1173918A (en) | Cmos static alu | |
| JPS5857838B2 (ja) | デコ−ド回路 | |
| EP0607942B1 (en) | Read only memory | |
| EP0087601A1 (en) | Integrated circuit mechanism for coupling multiple programmable logic arrays to a common bus | |
| JP2006114804A (ja) | 半導体集積回路 | |
| JP3068382B2 (ja) | プログラマブルロジックアレイ | |
| US6434071B1 (en) | Circuit and method of selectively activating feedback devices for local bit lines in a memory | |
| US20040070419A1 (en) | Semiconductor integrated circuit | |
| JP4854140B2 (ja) | 半導体記憶装置 | |
| JP2574756B2 (ja) | 相補形mos集積回路 | |
| JPH08181215A (ja) | 論理回路及びその電源供給方法 | |
| JPS6025832B2 (ja) | 半導体装置におけるチツプ選択回路 | |
| JPH06349281A (ja) | 半導体装置 | |
| JPS6476597A (en) | Semiconductor memory device | |
| JPS60117820A (ja) | 入力回路 | |
| JPH083958B2 (ja) | ダイナミツクramのセンスアンプのドライブ装置 | |
| JPH07193202A (ja) | ゲートアレー | |
| JPS58128092A (ja) | 連想メモリ回路 |