JPS60113514A - コンパレ−タのオフセツト補正方法 - Google Patents
コンパレ−タのオフセツト補正方法Info
- Publication number
- JPS60113514A JPS60113514A JP22051683A JP22051683A JPS60113514A JP S60113514 A JPS60113514 A JP S60113514A JP 22051683 A JP22051683 A JP 22051683A JP 22051683 A JP22051683 A JP 22051683A JP S60113514 A JPS60113514 A JP S60113514A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- voltage
- comparator
- offset voltage
- comparators
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
- Analogue/Digital Conversion (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22051683A JPS60113514A (ja) | 1983-11-25 | 1983-11-25 | コンパレ−タのオフセツト補正方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22051683A JPS60113514A (ja) | 1983-11-25 | 1983-11-25 | コンパレ−タのオフセツト補正方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60113514A true JPS60113514A (ja) | 1985-06-20 |
| JPH0441530B2 JPH0441530B2 (enrdf_load_stackoverflow) | 1992-07-08 |
Family
ID=16752239
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22051683A Granted JPS60113514A (ja) | 1983-11-25 | 1983-11-25 | コンパレ−タのオフセツト補正方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60113514A (enrdf_load_stackoverflow) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19905053A1 (de) * | 1999-02-08 | 2000-09-07 | Siemens Ag | Komparatorschaltung |
| US7183811B2 (en) | 2001-10-30 | 2007-02-27 | Denso Corporation | Comparing circuit, comparator, level determining circuit and threshold voltage setting method |
| JP2010045579A (ja) * | 2008-08-12 | 2010-02-25 | Fujitsu Ltd | コンパレータ回路及びそれを有するアナログデジタルコンバータ |
-
1983
- 1983-11-25 JP JP22051683A patent/JPS60113514A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19905053A1 (de) * | 1999-02-08 | 2000-09-07 | Siemens Ag | Komparatorschaltung |
| DE19905053C2 (de) * | 1999-02-08 | 2003-05-08 | Infineon Technologies Ag | Komparatorschaltung |
| US7183811B2 (en) | 2001-10-30 | 2007-02-27 | Denso Corporation | Comparing circuit, comparator, level determining circuit and threshold voltage setting method |
| JP2010045579A (ja) * | 2008-08-12 | 2010-02-25 | Fujitsu Ltd | コンパレータ回路及びそれを有するアナログデジタルコンバータ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0441530B2 (enrdf_load_stackoverflow) | 1992-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60113514A (ja) | コンパレ−タのオフセツト補正方法 | |
| US3906377A (en) | Pulse centroid detector | |
| JPS60219560A (ja) | コンパレータの動作時間測定方法 | |
| JPS609882Y2 (ja) | デイジタル相関器 | |
| US3114831A (en) | Correlation circuit | |
| JPS61137429A (ja) | Ad変換器試験回路 | |
| JPH034928B2 (enrdf_load_stackoverflow) | ||
| US3316492A (en) | Signal processing system employing reference-signal controlled-integrator for integrating resultant of two summing-circuits having complementary inputs | |
| RU2139619C1 (ru) | Реле сопротивления | |
| JPS6317018Y2 (enrdf_load_stackoverflow) | ||
| JPH07210319A (ja) | 信号抽出回路 | |
| SU961121A1 (ru) | Широтно-импульсный усилитель | |
| JPH03185927A (ja) | A/d変換器 | |
| JPS62226065A (ja) | トリガ信号発生装置 | |
| SU847189A1 (ru) | Многоканальное устройство дл определени КООРдиНАТ РАзВиВАющЕйС ТРЕщиНы | |
| SU1280531A1 (ru) | Устройство дл измерени сигналов акустической эмиссии | |
| SU1265647A2 (ru) | Цифровой фазометр | |
| JPH03279870A (ja) | コンパレータ回路 | |
| JPS58105399A (ja) | 移動平均回路 | |
| SU1096674A2 (ru) | Преобразователь угла поворота вала в код | |
| JPS61235757A (ja) | トリガ信号発生回路 | |
| JPH0324619A (ja) | 2進負数表示変換器 | |
| SU418723A1 (enrdf_load_stackoverflow) | ||
| Karnal et al. | A novel automatically synchronized ramp A/D converter | |
| JP3313467B2 (ja) | 読出し信号の波形測定方式 |