JPS60107953A - パルストリオ検出回路 - Google Patents

パルストリオ検出回路

Info

Publication number
JPS60107953A
JPS60107953A JP21520183A JP21520183A JPS60107953A JP S60107953 A JPS60107953 A JP S60107953A JP 21520183 A JP21520183 A JP 21520183A JP 21520183 A JP21520183 A JP 21520183A JP S60107953 A JPS60107953 A JP S60107953A
Authority
JP
Japan
Prior art keywords
pulse
trio
bit
input
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21520183A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0320942B2 (cs
Inventor
Hidesuke Motoi
本居　秀介
Noriyuki Kutsuwada
轡田　憲行
Shinji Kajiwara
信二 梶原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21520183A priority Critical patent/JPS60107953A/ja
Publication of JPS60107953A publication Critical patent/JPS60107953A/ja
Publication of JPH0320942B2 publication Critical patent/JPH0320942B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation
    • H04L1/245—Testing correct operation by using the properties of transmission codes
    • H04L1/247—Testing correct operation by using the properties of transmission codes three-level transmission codes, e.g. ternary

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP21520183A 1983-11-16 1983-11-16 パルストリオ検出回路 Granted JPS60107953A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21520183A JPS60107953A (ja) 1983-11-16 1983-11-16 パルストリオ検出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21520183A JPS60107953A (ja) 1983-11-16 1983-11-16 パルストリオ検出回路

Publications (2)

Publication Number Publication Date
JPS60107953A true JPS60107953A (ja) 1985-06-13
JPH0320942B2 JPH0320942B2 (cs) 1991-03-20

Family

ID=16668361

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21520183A Granted JPS60107953A (ja) 1983-11-16 1983-11-16 パルストリオ検出回路

Country Status (1)

Country Link
JP (1) JPS60107953A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5101198A (en) * 1989-02-22 1992-03-31 Automobiles Peugeot Method and device for the transmission of data between stations of a communications network, in particular for motor vehicles

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5101198A (en) * 1989-02-22 1992-03-31 Automobiles Peugeot Method and device for the transmission of data between stations of a communications network, in particular for motor vehicles

Also Published As

Publication number Publication date
JPH0320942B2 (cs) 1991-03-20

Similar Documents

Publication Publication Date Title
GB2095064A (en) Level-crossing point detection circuit
EP0158219A1 (en) Sync responsive clock generator for digital demodulators
US4628282A (en) Clock generator for digital demodulators
JPS60107953A (ja) パルストリオ検出回路
JPS61271666A (ja) ドロツプアウト検出装置
EP0359265A2 (en) Zero string error detection circuit
JPS63275962A (ja) ピ−ク検出回路
JPS5943860B2 (ja) フレ−ム同期信号検出回路
US4536740A (en) Doublet detector for data recording or transmission
JP2553730B2 (ja) データ書き込み装置
JPS6211095Y2 (cs)
US4728899A (en) Circuit arrangement for the conversion of analog signals into binary signals
JPS59219A (ja) デイジタル・トリガ回路
JPS61214841A (ja) 光受信器
KR910009076B1 (ko) 유니버설 펄스 제너레이터
JP2606458Y2 (ja) 信号レベル監視回路
JPS63153930A (ja) デ−タ変換装置
JPH02291722A (ja) アナログ―ディジタル変換器
JPH01286539A (ja) クロック再生回路
JPS5988796A (ja) 信号発生装置
JPH02123813A (ja) チャタリング除去回路
JPS63263912A (ja) 基準値作成装置
JPS5863245A (ja) 量子化雑音低減方法
JPH02148468A (ja) 磁気ディスク装置
JPS58138152A (ja) デ−タ識別装置