JPS6010485A - メモリ回路 - Google Patents

メモリ回路

Info

Publication number
JPS6010485A
JPS6010485A JP58117405A JP11740583A JPS6010485A JP S6010485 A JPS6010485 A JP S6010485A JP 58117405 A JP58117405 A JP 58117405A JP 11740583 A JP11740583 A JP 11740583A JP S6010485 A JPS6010485 A JP S6010485A
Authority
JP
Japan
Prior art keywords
information
memory
address
array
map
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58117405A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0253878B2 (enExample
Inventor
Sumio Ito
澄夫 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58117405A priority Critical patent/JPS6010485A/ja
Publication of JPS6010485A publication Critical patent/JPS6010485A/ja
Publication of JPH0253878B2 publication Critical patent/JPH0253878B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Image Input (AREA)
JP58117405A 1983-06-29 1983-06-29 メモリ回路 Granted JPS6010485A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58117405A JPS6010485A (ja) 1983-06-29 1983-06-29 メモリ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58117405A JPS6010485A (ja) 1983-06-29 1983-06-29 メモリ回路

Publications (2)

Publication Number Publication Date
JPS6010485A true JPS6010485A (ja) 1985-01-19
JPH0253878B2 JPH0253878B2 (enExample) 1990-11-20

Family

ID=14710831

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58117405A Granted JPS6010485A (ja) 1983-06-29 1983-06-29 メモリ回路

Country Status (1)

Country Link
JP (1) JPS6010485A (enExample)

Also Published As

Publication number Publication date
JPH0253878B2 (enExample) 1990-11-20

Similar Documents

Publication Publication Date Title
US7949853B2 (en) Two dimensional addressing of a matrix-vector register array
KR20090082784A (ko) Ｎｖｒａｍ 셀을 채용한 플래쉬 메모리 장치
GB1423397A (en) Multi-dimensional access solid state memory
EP0149757A2 (en) Digital memory system suitable for use as a display buffer
JPH0240193A (ja) 半導体記憶装置
GB1280753A (en) Associative memories
US20150006809A1 (en) Shiftable memory supporting bimodal storage
KR960012002A (ko) 반도체 메모리와 그 사용방법, 컬럼 디코더 및 화상 프로세서
US5995415A (en) Simultaneous operation flash memory device with a flexible bank partition architecture
EP0163209A2 (en) Display architecture having variable data width
JPS6010485A (ja) メモリ回路
US4896301A (en) Semiconductor memory device capable of multidirection data selection and having address scramble means
US5588133A (en) Register block circuit for central processing unit of microcomputer
KR900017171A (ko) 반도체집적회로
EP0456394A2 (en) Video memory array having random and serial ports
US6819323B2 (en) Structure and method for gaining fast access to pixel data to store graphic image data in memory
JP5133073B2 (ja) 半導体記憶装置及びデータの格納方法
US6680736B1 (en) Graphic display systems having paired memory arrays therein that can be row accessed with 2(2n) degrees of freedom
KR20070066920A (ko) 메모리 제어 회로 및 메모리 제어 방법
US3786448A (en) Multiple access plated wire memory
JPH0581940B2 (enExample)
SU943844A1 (ru) Оперативное запоминающее устройство
JPS59178669A (ja) ３次元メモリモジユ−ルを備える記憶装置
JPS6353795A (ja) 多次元アクセス半導体メモリ
JPS61148699A (ja) Ｒｏｍシミユレ−タ