JPS5984441A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS5984441A
JPS5984441A JP19388282A JP19388282A JPS5984441A JP S5984441 A JPS5984441 A JP S5984441A JP 19388282 A JP19388282 A JP 19388282A JP 19388282 A JP19388282 A JP 19388282A JP S5984441 A JPS5984441 A JP S5984441A
Authority
JP
Japan
Prior art keywords
insulating film
metal
metal silicide
film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19388282A
Other languages
Japanese (ja)
Inventor
Shigeru Ozora
大空 茂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP19388282A priority Critical patent/JPS5984441A/en
Publication of JPS5984441A publication Critical patent/JPS5984441A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

PURPOSE:To prevent failure of bonding between an insulating film as a diffusion layer protective film and a wiring metal by forming reaction product produced in process of forming of metal silicide on an insulating film arranged anew, followed by removal of said insulating film to remove reaction residuals. CONSTITUTION:An insulating film 12a is formed on a P typ semiconductor substrate 11 containing N type diffusion layer and a contact window is formed. Next an insulating film 13 is formed and top of the contact window is opened by use of photoresist 14. Then metal 15 for metal silicide is coated, followed by heat treatment to form metal silicide 16 at the contact window, after which the film 13 including reaction residuals in process of forming of metal silicide is removed by etching. Next, a wiring electrode 17, e.g. of Al is formed over the contact window having silicide 16, thereby preventing bonding failure of an insulating film and a wiring metal.

Description

【発明の詳細な説明】 この発明は半導体装置の製造方法にかがシ、とくに金属
シリサイド層を形成する製造方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a semiconductor device, and particularly to a method for forming a metal silicide layer.

半導体基板表面の電極取り出し部において金属シリサイ
ド層を有し、その上方に配線電極金属を配置する例が金
属シリサイド系ショットキー型半導体装置とかビームリ
ード型半導体装置の例に見られる。通常金属シリサイド
層の形成から電極金属を配置する製造工程は以下の方法
がとられる。
Examples of metal silicide-based Schottky type semiconductor devices and beam lead type semiconductor devices include metal silicide layers in the electrode extraction portions on the surface of the semiconductor substrate, and metal wiring electrodes arranged above the metal silicide layers. The manufacturing process from forming the metal silicide layer to arranging the electrode metal is usually performed in the following manner.

拡散層、熱酸化膜を含む半導体基板が拡散層の保護膜と
しての例えばCVD  シリコン窒化膜等で覆われてい
る。この熱酸化膜とシリコン窒化膜等の絶縁膜にホトレ
ジスト技術と化学エツチング技術によシ接続窓が開孔さ
れて電極とシ出し部が形成される。献接続窓部に金属シ
リサイドを形成する目的で、熱的に安定でかつ基板シリ
コンと容易にシリサイドを形成する。例えば白金の様な
金属が蒸着又はスパッタリングによシ被着され、400
〜800℃の窒素又はアルゴン零囲気中での熱処理を経
て、接続窓部外(即ち絶縁膜上)の不要な白金を例えば
加熱王水等で選択的に化学エツチングすることにより接
続窓部にだけ金属シリサイド層が形成される。さらに該
金属シリサイド層を有する接続窓上層部に例えば蒸着さ
れたアルミニウムの様な電極金属がPR技術、エツチン
グ技術によって配線電極として形成される。形成過程に
於て以下の様な欠点を生ずることが判った。
A semiconductor substrate including a diffusion layer and a thermal oxide film is covered with, for example, a CVD silicon nitride film as a protective film for the diffusion layer. Connection windows are opened in the thermal oxide film and the insulating film such as silicon nitride film using photoresist technology and chemical etching technology to form electrodes and protruding portions. For the purpose of forming metal silicide in the connection window, the silicide is thermally stable and easily forms with the substrate silicon. For example, a metal such as platinum is deposited by vapor deposition or sputtering,
After heat treatment in a nitrogen or argon atmosphere at ~800°C, unnecessary platinum outside the connection window (i.e., on the insulating film) is selectively chemically etched using heated aqua regia, etc. to remove only the platinum at the connection window. A metal silicide layer is formed. Furthermore, an electrode metal such as aluminum is deposited on the upper layer of the connection window having the metal silicide layer and is formed as a wiring electrode by PR technology or etching technology. It has been found that the following drawbacks occur during the forming process.

金属シリ“す゛イド層形成時の熱処理によシ、例えば保
護膜としてのCVD 窒化膜とシリサイド層属としての
白金が反応物を形成し、この反応物が引き継き形成され
る配線金属との接着性を著しく疎外して半導体装置の信
頼度を低下させる。この反応残渣の形成は特にCVD成
長による保護膜に顕著で、これはCVD技術による絶縁
膜はシリコン粒子を含み、このシリコン粒子とシリサイ
ド形成用金属が反応する為である。
During heat treatment when forming a metal silicide layer, for example, a CVD nitride film as a protective film and platinum as a silicide layer form a reactant, and this reactant inherits and causes a reaction between the wiring metal and the formed metal silicide layer. This significantly reduces the adhesion and reduces the reliability of semiconductor devices.The formation of this reaction residue is particularly noticeable in protective films grown by CVD.This is because insulating films grown by CVD contain silicon particles, and these silicon particles and silicide This is because the forming metal reacts.

この発明の目的は、上記原因の解明によって金属シリサ
イド形成から配線金属形成におけるゼツエン膜と配線金
属の接着不良に関する上記欠点を解消することにある。
An object of the present invention is to solve the above-mentioned drawbacks related to poor adhesion between the ZETEN film and the wiring metal in the formation of metal silicide and wiring metal by elucidating the above-mentioned causes.

本発明による半導体装置の製造方法は、金属シリサイド
形成前にあらかじめ第2の絶縁膜を形成し、金属シリサ
イド形成時の反応物をこの第2の絶縁膜上で形成させた
後、該第2の絶縁膜を除去して反応残渣のない従来の絶
縁膜上に配線金属層を形成することを特徴とする。
In the method for manufacturing a semiconductor device according to the present invention, a second insulating film is formed in advance before metal silicide formation, and a reactant for forming the metal silicide is formed on the second insulating film, and then the second insulating film is formed on the second insulating film. The method is characterized in that the insulating film is removed and a wiring metal layer is formed on a conventional insulating film free of reaction residues.

以下この発明の一実施例について第1図を用いて説明す
る。第1図に於いて、11は例えばシリコン等よシ成る
P型半導体基板であシN型拡散層等を含む、12aは拡
散層の保護膜としてのCVD窒化膜等よシ成る絶縁膜で
ある。この酸化膜とCVD窒化膜へPR技術、エツチン
グ技術によシ接続窓が開孔されて電極とり出し部が形成
される(第1図(a))。しかる後、例えばシリ化フィ
ルム等によるフィルム塗布〜熱処理法によって第2の絶
縁膜13を形成し、ホトレジスト14を用いたPR技術
、エツチング技術によシ前記絶縁膜の接続窓上方を開孔
する。第2の絶縁膜の開孔窓は下方接続窓よシ1〜2ミ
クロン大きく開孔される(第1図(b))。しかる後、
白金の様な金属15が蒸着又はスパッタリングによシ被
着され400〜800 ℃の窒素又はアルゴン零囲気中
での熱処理を経て接続窓部に金属シリサイド16が形成
される(第1図(C))。接続窓部以外、即ち第2の絶
縁膜上の不要な白金が例えば王水等で選択的に化学エツ
チングされる。この後、金属シリサイド形成時の反応残
渣等を含む第2の絶縁膜を化学的にエツチング除去する
(第1図(d))。さらに該金属シリサイド層を有する
接続窓上部へ例えば蒸着によシアルミニウムを被着し、
PR技術、エツチング技術により配線電極を形成する(
第1図(e))。
An embodiment of the present invention will be described below with reference to FIG. In FIG. 1, 11 is a P-type semiconductor substrate made of, for example, silicon, which includes an N-type diffusion layer, etc., and 12a is an insulating film made of CVD nitride film or the like as a protective film for the diffusion layer. . Connection windows are opened in the oxide film and the CVD nitride film by PR technology and etching technology to form electrode extraction parts (FIG. 1(a)). Thereafter, a second insulating film 13 is formed by, for example, film coating with a silicate film or the like and heat treatment, and a hole is formed above the connection window in the insulating film by a PR technique using a photoresist 14 or an etching technique. The opening window in the second insulating film is 1 to 2 microns larger than the lower connection window (FIG. 1(b)). After that,
A metal 15 such as platinum is deposited by vapor deposition or sputtering, and a metal silicide 16 is formed in the connection window through heat treatment at 400 to 800° C. in a nitrogen or argon atmosphere (Fig. 1(C)). ). Unnecessary platinum on the area other than the connection window, that is, on the second insulating film, is selectively chemically etched using, for example, aqua regia. Thereafter, the second insulating film containing reaction residues from the metal silicide formation is chemically etched away (FIG. 1(d)). Furthermore, sialuminum is deposited on the upper part of the connection window having the metal silicide layer, for example, by vapor deposition,
Form wiring electrodes using PR technology and etching technology (
Figure 1(e)).

かかる製造方法によって、金属シリサイド形成時の反応
残 を新だに配置した第2の絶縁膜で回避し、拡散層保
護膜としての絶縁膜と配線金属間の接着不良にかかわる
問題を解決して、金属シリザイド形成と引き続き行なわ
れる配線金属形成を有する半導体装置の信頼度を向上さ
せることが出来た。なおこの実施例は1例であり、金属
シリザイド形成に引き続き行なわれる配線電極の形成の
他に例えば保護膜形成等にも効果がある。
With this manufacturing method, the reaction residue during metal silicide formation can be avoided by the newly placed second insulating film, and the problem of poor adhesion between the insulating film as a diffusion layer protective film and the wiring metal can be solved. It was possible to improve the reliability of a semiconductor device having metal wiring formed subsequent to metal silicide formation. Note that this embodiment is just one example, and is effective not only for forming wiring electrodes, but also for forming a protective film, etc., which is performed subsequent to metal silicide formation.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明の製造方法を説明する為の1実施例に
よる要部断面図である。 図中11はP型半導体基板(拡散層を含む)、12a・
・・・・・熱酸化膜、12b・・・・・・拡散層の保護
膜、13・・・・・・第2の絶縁膜、13a・・・・・
・第2の絶縁膜開孔部、14・・・・・・ホトレジスト
、15・・・・・・白金管o金属シリザイド用金属、1
6・・・・・・金属シリサイド、17・・・・・ アル
ミニウム等の配線電極金属をそれぞれ示す。
FIG. 1 is a sectional view of essential parts according to an embodiment for explaining the manufacturing method of the present invention. In the figure, 11 is a P-type semiconductor substrate (including a diffusion layer), 12a.
...Thermal oxide film, 12b...Protective film for the diffusion layer, 13...Second insulating film, 13a...
- Second insulating film opening, 14... Photoresist, 15... Platinum tube o metal for metal silicide, 1
6...Metal silicide, 17... Indicates wiring electrode metal such as aluminum.

Claims (1)

【特許請求の範囲】[Claims] すでに熱酸化膜、拡散層、保護膜等よシなる第1の絶縁
膜の接続窓が開孔された半導体基板に金属シリサイド層
を形成するに先たち新たに第2の絶縁被膜を配置し、第
1の絶縁膜開孔部上方の第2の絶縁被膜を開孔し、金属
シリサイドを形成し、しかる徒弟2の絶縁被膜を全面除
去することを特徴とする半導体装置の製造方法。
A metal silicide layer is formed on a semiconductor substrate in which a connection window for a first insulating film such as a thermal oxide film, a diffusion layer, a protective film, etc. has already been formed, and a second insulating film is first disposed. 1. A method of manufacturing a semiconductor device, which comprises: opening a hole in a second insulating film above a first insulating film opening, forming a metal silicide, and removing the entire surface of the insulating film.
JP19388282A 1982-11-04 1982-11-04 Manufacture of semiconductor device Pending JPS5984441A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19388282A JPS5984441A (en) 1982-11-04 1982-11-04 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19388282A JPS5984441A (en) 1982-11-04 1982-11-04 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS5984441A true JPS5984441A (en) 1984-05-16

Family

ID=16315301

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19388282A Pending JPS5984441A (en) 1982-11-04 1982-11-04 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5984441A (en)

Similar Documents

Publication Publication Date Title
JPH0736403B2 (en) How to attach refractory metal
JPS584924A (en) Forming method for semiconductor device electrode
JPS63275114A (en) Method of forming low strain fire -resistant metal layer on substrate
JP2578192B2 (en) Method for manufacturing semiconductor device
JPS59175726A (en) Manufacture of semiconductor device
JPS6234152B2 (en)
JPH08255769A (en) Method of manufacturing semiconductor device
JPS5984441A (en) Manufacture of semiconductor device
JP2906489B2 (en) Method for manufacturing semiconductor device
JPS60176231A (en) Electrode forming process of compound semiconductor element
JPS5918632A (en) Formation of electrode of semiconductor device
JPH05129226A (en) Manufacture of semiconductor device
JPH03214735A (en) Manufacture of semiconductor device
JPH05129227A (en) Manufacture of semiconductor device
JPH01268150A (en) Semiconductor device
JPH07297146A (en) Method for forming contact
JP2674654B2 (en) Method for manufacturing semiconductor device
JPS60157237A (en) Manufacture of semiconductor device
KR100342826B1 (en) Method for forming barrier metal layer of semiconductor device
JPS62210645A (en) Manufacture of semiconductor device
JPH0851087A (en) Manufacture of semiconductor device and structure of semiconductor wafer
JPH0547830A (en) Manufacture of semiconductor device
JPH0232537A (en) Manufacture of semiconductor device
JPS6154620A (en) Manufacture of semiconductor device
JP2001176962A (en) Semiconductor device and method of fabrication