JPS5981942A - ビツト同期装置 - Google Patents
ビツト同期装置Info
- Publication number
- JPS5981942A JPS5981942A JP57193004A JP19300482A JPS5981942A JP S5981942 A JPS5981942 A JP S5981942A JP 57193004 A JP57193004 A JP 57193004A JP 19300482 A JP19300482 A JP 19300482A JP S5981942 A JPS5981942 A JP S5981942A
- Authority
- JP
- Japan
- Prior art keywords
- timing
- sampling pulse
- microcomputer
- sampling
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57193004A JPS5981942A (ja) | 1982-11-02 | 1982-11-02 | ビツト同期装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57193004A JPS5981942A (ja) | 1982-11-02 | 1982-11-02 | ビツト同期装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5981942A true JPS5981942A (ja) | 1984-05-11 |
| JPH0376057B2 JPH0376057B2 (enExample) | 1991-12-04 |
Family
ID=16300603
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57193004A Granted JPS5981942A (ja) | 1982-11-02 | 1982-11-02 | ビツト同期装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5981942A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7080682B2 (en) | 2002-08-23 | 2006-07-25 | Lg Electronics Inc. | Heat exchanger |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS558103A (en) * | 1978-07-03 | 1980-01-21 | Ricoh Co Ltd | Reproducing system of timing information |
-
1982
- 1982-11-02 JP JP57193004A patent/JPS5981942A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS558103A (en) * | 1978-07-03 | 1980-01-21 | Ricoh Co Ltd | Reproducing system of timing information |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7080682B2 (en) | 2002-08-23 | 2006-07-25 | Lg Electronics Inc. | Heat exchanger |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0376057B2 (enExample) | 1991-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5008629A (en) | Frequency synthesizer | |
| US6563349B2 (en) | Multiplexor generating a glitch free output when selecting from multiple clock signals | |
| EP0252444A2 (en) | Digital phase-locked loops | |
| EP0813153A3 (en) | Serial-to-parallel converter in a data communication system | |
| US4661965A (en) | Timing recovery circuit for manchester coded data | |
| US5486792A (en) | Method and apparatus for calculating a divider in a digital phase lock loop | |
| JPH0292021A (ja) | ディジタルpll回路 | |
| US4166249A (en) | Digital frequency-lock circuit | |
| AU1094199A (en) | Phase-locked loop and method for automatically locking to a variable input frequency | |
| US4143328A (en) | Digital phase lock loop circuit and method | |
| JPS5981942A (ja) | ビツト同期装置 | |
| JPH11205293A (ja) | 内部クロック同期化方法および内部クロック同期化回路 | |
| EP0553748A2 (en) | Divider synchronization circuit | |
| US5406591A (en) | Frequency synthesizer and frequency synthesizing method | |
| JP2663537B2 (ja) | 周波数シンセサイザ | |
| US5770952A (en) | Timer that provides both surveying and counting functions | |
| JP2773481B2 (ja) | ダイレクトディジタルシンセサイザを用いた局部発振回路 | |
| JPS631484Y2 (enExample) | ||
| JP2003303030A (ja) | クロック制御回路 | |
| KR100284990B1 (ko) | 1/4 싸이클 증가의 스트레치 클럭을 발생하기 위한 회로 및 방법 | |
| US6513127B1 (en) | Frequency difference detector with programmable channel selection | |
| JPS62261216A (ja) | クロツク分配回路 | |
| JPH0771000B2 (ja) | 半導体集積回路 | |
| JPS6296879A (ja) | タイミング制御回路 | |
| JPS6314215A (ja) | 消費電流低減方式 |