JPS5969954A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS5969954A JPS5969954A JP57180241A JP18024182A JPS5969954A JP S5969954 A JPS5969954 A JP S5969954A JP 57180241 A JP57180241 A JP 57180241A JP 18024182 A JP18024182 A JP 18024182A JP S5969954 A JPS5969954 A JP S5969954A
- Authority
- JP
- Japan
- Prior art keywords
- region
- wiring
- capacitance
- tunnel
- dummy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57180241A JPS5969954A (ja) | 1982-10-14 | 1982-10-14 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57180241A JPS5969954A (ja) | 1982-10-14 | 1982-10-14 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5969954A true JPS5969954A (ja) | 1984-04-20 |
| JPH0153512B2 JPH0153512B2 (cs) | 1989-11-14 |
Family
ID=16079829
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57180241A Granted JPS5969954A (ja) | 1982-10-14 | 1982-10-14 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5969954A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60254633A (ja) * | 1984-05-30 | 1985-12-16 | Nec Corp | 回路の等容量配線方式 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6722911B1 (ja) * | 2019-04-18 | 2020-07-15 | 株式会社こどもみらい | 個人別の概日リズムに基づく生活時刻の提示システム |
| JP7228820B2 (ja) * | 2019-07-09 | 2023-02-27 | パナソニックIpマネジメント株式会社 | 仮眠推定システム、仮眠推定方法及びプログラム |
-
1982
- 1982-10-14 JP JP57180241A patent/JPS5969954A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60254633A (ja) * | 1984-05-30 | 1985-12-16 | Nec Corp | 回路の等容量配線方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0153512B2 (cs) | 1989-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3808475A (en) | Lsi chip construction and method | |
| US3365707A (en) | Lsi array and standard cells | |
| Su et al. | Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits | |
| US4928160A (en) | Gate isolated base cell structure with off-grid gate polysilicon pattern | |
| DE68916784T2 (de) | Integrierte Schaltungspackung. | |
| US5656834A (en) | IC standard cell designed with embedded capacitors | |
| US7898056B1 (en) | Seal ring for reducing noise coupling within a system-on-a-chip (SoC) | |
| KR840000985A (ko) | 반도체 집적회로 및 그 제조방법 | |
| KR100384745B1 (ko) | 반도체집적회로장치 | |
| US5060046A (en) | Semiconductor integrated circuit device having enlarged cells formed on ends of basic cell arrays | |
| JPS607147A (ja) | 半導体装置 | |
| US4499484A (en) | Integrated circuit manufactured by master slice method | |
| CN1033116C (zh) | 互补金属氧化物半导体集成电路 | |
| US4069495A (en) | Semiconductor device for integrated injection logic | |
| US4951111A (en) | Integrated circuit device | |
| JPS5969954A (ja) | 半導体装置 | |
| JP2001144091A (ja) | 半導体集積回路 | |
| US5448088A (en) | Semiconductor integrated circuit having lengthened connection pins for connection to external wirings | |
| US3478229A (en) | Multifunction circuit device | |
| GB2243485A (en) | Semiconductor device contact pads | |
| JPS63293941A (ja) | 半導体集積回路装置 | |
| USH512H (en) | Automated universal array | |
| JPS61224341A (ja) | 半導体集積回路装置 | |
| JPH05109913A (ja) | 半導体集積回路の配線構造 | |
| US20230411394A1 (en) | Offset power rail |