JPS5967933U - 半導体電極取出構造 - Google Patents
半導体電極取出構造Info
- Publication number
- JPS5967933U JPS5967933U JP1982162864U JP16286482U JPS5967933U JP S5967933 U JPS5967933 U JP S5967933U JP 1982162864 U JP1982162864 U JP 1982162864U JP 16286482 U JP16286482 U JP 16286482U JP S5967933 U JPS5967933 U JP S5967933U
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- electrode extraction
- extraction structure
- semiconductor electrode
- film formed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
図は、本考案−実施例断面図である。
Claims (1)
- InSbよりなる半導体素子表面の電極取出領域に形成
された銅薄膜、該銅薄膜上に形成されたクロム薄膜、該
クロム薄膜上に形成された金薄膜、該金薄膜上に接続さ
れるリード電極を有してなる半導体電極取出構造。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982162864U JPS5967933U (ja) | 1982-10-26 | 1982-10-26 | 半導体電極取出構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982162864U JPS5967933U (ja) | 1982-10-26 | 1982-10-26 | 半導体電極取出構造 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5967933U true JPS5967933U (ja) | 1984-05-08 |
Family
ID=30357522
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982162864U Pending JPS5967933U (ja) | 1982-10-26 | 1982-10-26 | 半導体電極取出構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5967933U (ja) |
-
1982
- 1982-10-26 JP JP1982162864U patent/JPS5967933U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5967933U (ja) | 半導体電極取出構造 | |
JPS60183439U (ja) | 集積回路 | |
JPS5844858U (ja) | リ−ドフレ−ム | |
JPS5858342U (ja) | 混成集積回路 | |
JPS60121650U (ja) | チツプキヤリア | |
JPS6117751U (ja) | テ−プキヤリア半導体装置 | |
JPS58159764U (ja) | 磁電変換素子 | |
JPS5933254U (ja) | 半導体装置 | |
JPS6052656U (ja) | 回路基板 | |
JPS5822749U (ja) | 半導体素子用パツケ−ジ | |
JPS5889946U (ja) | 半導体装置 | |
JPS5853160U (ja) | 非晶質半導体装置 | |
JPS5844844U (ja) | 半導体装置 | |
JPS58155835U (ja) | 半導体装置 | |
JPS59112955U (ja) | 半導体素子 | |
JPS5863703U (ja) | チツプ抵抗器 | |
JPS6094835U (ja) | 半導体装置 | |
JPS5878660U (ja) | 集積回路 | |
JPS5812942U (ja) | 薄膜集積回路装置 | |
JPS60174253U (ja) | 混成集積回路装置 | |
JPS5842901U (ja) | 混成集積回路の抵抗体構造 | |
JPS58148931U (ja) | 半導体装置 | |
JPS60160560U (ja) | 半導体圧力センサ | |
JPS5896276U (ja) | 集積回路用測定治具 | |
JPS6127248U (ja) | リ−ドフレ−ム |