JPS5953923A - デ−タ処理システム - Google Patents
デ−タ処理システムInfo
- Publication number
- JPS5953923A JPS5953923A JP16447882A JP16447882A JPS5953923A JP S5953923 A JPS5953923 A JP S5953923A JP 16447882 A JP16447882 A JP 16447882A JP 16447882 A JP16447882 A JP 16447882A JP S5953923 A JPS5953923 A JP S5953923A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- bus use
- devices
- signal lines
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16447882A JPS5953923A (ja) | 1982-09-21 | 1982-09-21 | デ−タ処理システム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16447882A JPS5953923A (ja) | 1982-09-21 | 1982-09-21 | デ−タ処理システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5953923A true JPS5953923A (ja) | 1984-03-28 |
JPS6217263B2 JPS6217263B2 (enrdf_load_stackoverflow) | 1987-04-16 |
Family
ID=15793932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16447882A Granted JPS5953923A (ja) | 1982-09-21 | 1982-09-21 | デ−タ処理システム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5953923A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6165350A (ja) * | 1984-09-05 | 1986-04-03 | シーメンス、アクチエンゲゼルシヤフト | 優先順位割当て装置 |
JP2018038177A (ja) * | 2016-08-31 | 2018-03-08 | 株式会社デンソー | 異常情報伝達回路 |
-
1982
- 1982-09-21 JP JP16447882A patent/JPS5953923A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6165350A (ja) * | 1984-09-05 | 1986-04-03 | シーメンス、アクチエンゲゼルシヤフト | 優先順位割当て装置 |
JP2018038177A (ja) * | 2016-08-31 | 2018-03-08 | 株式会社デンソー | 異常情報伝達回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS6217263B2 (enrdf_load_stackoverflow) | 1987-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050204085A1 (en) | Resource management device | |
US5896516A (en) | Method and apparatus for reducing propagation latency in a high speed crossbar switch | |
US4611275A (en) | Time sharing device for access to a main memory through to a single bus connected between a central computer and a plurality of peripheral computers | |
KR20060016753A (ko) | 라운드 로빈 자원 조정 방법 및 장치 | |
KR100480605B1 (ko) | 네트워크 제어기의 송신부 버퍼 및 수신부 버퍼를제어하는 방법 및 네트워크 제어기 | |
US4959775A (en) | Bus regulating system | |
JPS6048791B2 (ja) | アクセス制御装置 | |
KR102549085B1 (ko) | 버스 제어회로 | |
CN110825671A (zh) | 一种多晶片系统 | |
US4376975A (en) | Arbitration controller providing for access of a common resource by a plurality of central processing units | |
US5548797A (en) | Digital clock pulse positioning circuit for delaying a signal input by a fist time duration and a second time duration to provide a positioned clock signal | |
JPS5953923A (ja) | デ−タ処理システム | |
US4967390A (en) | Bus driving and decoding circuit | |
US5241629A (en) | Method and apparatus for a high performance round robin distributed bus priority network | |
JPS594733B2 (ja) | キヨウツウバスセイギヨカイロ | |
JP2538874B2 (ja) | 共通バス調停方式 | |
EP0087266B1 (en) | Priority resolver circuit | |
JPH07129503A (ja) | 調停装置 | |
JPS6155704B2 (enrdf_load_stackoverflow) | ||
JPS6252336B2 (enrdf_load_stackoverflow) | ||
JPS58159126A (ja) | デ−タ処理システム | |
SU1128257A1 (ru) | Многоканальное устройство дл приоритетного подключени источников информации к общей магистрали | |
KR101041477B1 (ko) | 버스 시스템의 버스 중재 장치 및 방법 | |
JPH04178754A (ja) | 分散アービトレーション装置 | |
JPS58217071A (ja) | 情報処理システム |