JPS5948078U - Thin film hybrid integrated circuit - Google Patents

Thin film hybrid integrated circuit

Info

Publication number
JPS5948078U
JPS5948078U JP14460682U JP14460682U JPS5948078U JP S5948078 U JPS5948078 U JP S5948078U JP 14460682 U JP14460682 U JP 14460682U JP 14460682 U JP14460682 U JP 14460682U JP S5948078 U JPS5948078 U JP S5948078U
Authority
JP
Japan
Prior art keywords
thin film
integrated circuit
hybrid integrated
film hybrid
layer formed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14460682U
Other languages
Japanese (ja)
Inventor
「よし」田 真治
川俣 誠一
Original Assignee
富士通株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士通株式会社 filed Critical 富士通株式会社
Priority to JP14460682U priority Critical patent/JPS5948078U/en
Publication of JPS5948078U publication Critical patent/JPS5948078U/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は薄膜混成集積回路に形成された多層配線の従来
構成を示す断面図、第2図は本考案の一実施例になる薄
膜混成集積回路の多層配線構成を示す断面図である。 なお図中において、1.11は薄膜混成集積回路、2.
12はアルミナ基板、もしくはグレーズドアルミナ基板
、3. 7. 13. 19はニクロム層、4. B、
  14. 20は金層、5. 9. 15゜21は導
体層、6,16.18は絶縁層(ポリイミド層)、17
は金属層にクロム層)を示す。
FIG. 1 is a sectional view showing a conventional structure of multilayer wiring formed in a thin film hybrid integrated circuit, and FIG. 2 is a sectional view showing a multilayer wiring structure of a thin film hybrid integrated circuit according to an embodiment of the present invention. In the figure, 1.11 is a thin film hybrid integrated circuit, 2.
12 is an alumina substrate or a glazed alumina substrate; 3. 7. 13. 19 is a nichrome layer; 4. B,
14. 20 is the gold layer; 5. 9. 15゜21 is a conductor layer, 6, 16.18 is an insulating layer (polyimide layer), 17
indicates a chromium layer on the metal layer).

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ニクロム層の表面に金層を被着した第1及び第2め導体
層が絶縁層を介して積層された多層配線を含む薄膜混成
集積回路において、前記第1の導体層と、その表面に形
成した第1の絶縁層と、その表面にニクロム等の金属で
形成した電食防止層と、その表面に形成した第2の絶縁
層と、その表面に形成した前記第2の導体層を含む多層
配線を含むことを特徴とした薄膜混成集積回路。
In a thin film hybrid integrated circuit including a multilayer wiring in which first and second conductor layers each having a gold layer deposited on the surface of a nichrome layer are laminated with an insulating layer interposed therebetween, the first conductor layer and the second conductor layer formed on the surface thereof A multilayer comprising a first insulating layer formed on the surface thereof, an electrolytic corrosion prevention layer formed of a metal such as nichrome on the surface, a second insulating layer formed on the surface, and the second conductor layer formed on the surface. A thin film hybrid integrated circuit characterized by including wiring.
JP14460682U 1982-09-24 1982-09-24 Thin film hybrid integrated circuit Pending JPS5948078U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14460682U JPS5948078U (en) 1982-09-24 1982-09-24 Thin film hybrid integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14460682U JPS5948078U (en) 1982-09-24 1982-09-24 Thin film hybrid integrated circuit

Publications (1)

Publication Number Publication Date
JPS5948078U true JPS5948078U (en) 1984-03-30

Family

ID=30322423

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14460682U Pending JPS5948078U (en) 1982-09-24 1982-09-24 Thin film hybrid integrated circuit

Country Status (1)

Country Link
JP (1) JPS5948078U (en)

Similar Documents

Publication Publication Date Title
JPS5948078U (en) Thin film hybrid integrated circuit
JPS6022889U (en) multilayer printed wiring board
JPH0155593B2 (en)
JPS5892763U (en) Thick film multilayer substrate
JPS60116267U (en) Al-based circuit board
JPS60119769U (en) flexible circuit board
JPS5812973U (en) multilayer printed circuit board
JPS60102713U (en) Thin film magnetic head chip
JPS6049670U (en) Wet multilayer board
JPS5952667U (en) Thick film circuit crossover structure
JPS6045459U (en) Wiring body for thick film hybrid circuit
JPS61265U (en) printed wiring board
JPS59182966U (en) Ceramic multilayer circuit board
JPS625657U (en)
JPS6112260U (en) Semiconductor laser array device
JPS585369U (en) substrate
JPS6122365U (en) thin film capacitor
JPS6085939U (en) thermal head
JPS6076056U (en) metal core printed wiring board
JPS6037270U (en) Thick film multilayer structure
JPS6012297U (en) thin film light emitting device
JPS6025173U (en) thick film circuit
JPS58177944U (en) semiconductor equipment
JPS61931U (en) metal laminated tape
JPS6122363U (en) Film composition of bonding pad