JPS5943441A - 浮動小数点演算装置 - Google Patents
浮動小数点演算装置Info
- Publication number
- JPS5943441A JPS5943441A JP57154140A JP15414082A JPS5943441A JP S5943441 A JPS5943441 A JP S5943441A JP 57154140 A JP57154140 A JP 57154140A JP 15414082 A JP15414082 A JP 15414082A JP S5943441 A JPS5943441 A JP S5943441A
- Authority
- JP
- Japan
- Prior art keywords
- register
- bytes
- operand
- selector
- mantissa
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
- G06F7/485—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49936—Normalisation mentioned as feature only
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Nonlinear Science (AREA)
- General Engineering & Computer Science (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57154140A JPS5943441A (ja) | 1982-09-03 | 1982-09-03 | 浮動小数点演算装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57154140A JPS5943441A (ja) | 1982-09-03 | 1982-09-03 | 浮動小数点演算装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5943441A true JPS5943441A (ja) | 1984-03-10 |
| JPH0344327B2 JPH0344327B2 (enrdf_load_stackoverflow) | 1991-07-05 |
Family
ID=15577753
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57154140A Granted JPS5943441A (ja) | 1982-09-03 | 1982-09-03 | 浮動小数点演算装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5943441A (enrdf_load_stackoverflow) |
-
1982
- 1982-09-03 JP JP57154140A patent/JPS5943441A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0344327B2 (enrdf_load_stackoverflow) | 1991-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI635446B (zh) | 權重位移裝置、方法、系統以及機器可存取儲存媒體 | |
| US5631859A (en) | Floating point arithmetic unit having logic for quad precision arithmetic | |
| CN110633793A (zh) | 使用列折叠和挤压的稀疏矩阵的矩阵乘法加速 | |
| KR20240011204A (ko) | 행렬 연산 가속기의 명령어들을 위한 장치들, 방법들, 및 시스템들 | |
| CN106951211B (zh) | 一种可重构定浮点通用乘法器 | |
| JPH07225671A (ja) | 結果正規化機構と動作の方法 | |
| JPH01266628A (ja) | 除算または平方根計算装置 | |
| US10416962B2 (en) | Decimal and binary floating point arithmetic calculations | |
| JPH01502700A (ja) | 境界合せされていないリファレンスを処理するrisc型コンピュータ及び同処理の方法 | |
| CN103984521B (zh) | Gpdsp中simd结构浮点除法的实现方法及装置 | |
| JPH0713742A (ja) | 乗算装置 | |
| JP4482052B2 (ja) | 演算装置および演算方法 | |
| US4598365A (en) | Pipelined decimal character execution unit | |
| TW201333818A (zh) | 浮點捨入量決定處理器、方法及指令 | |
| Erle et al. | Decimal floating-point multiplication via carry-save addition | |
| CN106716347A (zh) | 用于从十进制浮点格式转换为压缩十进制格式的机器指令 | |
| JPS5943441A (ja) | 浮動小数点演算装置 | |
| JP2000322235A (ja) | 情報処理装置 | |
| TW479192B (en) | Carry look-ahead for bi-endian adder | |
| JPS63133270A (ja) | 浮動小数点演算処理装置 | |
| JPH11219279A (ja) | ディジットシリアル演算装置 | |
| TWI232429B (en) | Data degeneration method applied in speech decoding memory system | |
| TWI261193B (en) | Two's complement circuit | |
| JPS63254525A (ja) | 除算装置 | |
| JPS59106043A (ja) | パイプライン演算回路 |