JPS5926056B2 - 電流モ−ド・キヤリ−保持加算器 - Google Patents

電流モ−ド・キヤリ−保持加算器

Info

Publication number
JPS5926056B2
JPS5926056B2 JP11789376A JP11789376A JPS5926056B2 JP S5926056 B2 JPS5926056 B2 JP S5926056B2 JP 11789376 A JP11789376 A JP 11789376A JP 11789376 A JP11789376 A JP 11789376A JP S5926056 B2 JPS5926056 B2 JP S5926056B2
Authority
JP
Japan
Prior art keywords
signal
input
gate
conductor
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11789376A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5244127A (en
Inventor
ホーマー・ダブリユー・ミラー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Original Assignee
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc filed Critical HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Publication of JPS5244127A publication Critical patent/JPS5244127A/ja
Publication of JPS5926056B2 publication Critical patent/JPS5926056B2/ja
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/501Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/502Half adders; Full adders consisting of two cascaded half adders
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/48Indexing scheme relating to groups G06F7/48 - G06F7/575
    • G06F2207/4802Special implementations
    • G06F2207/4806Cascode or current mode logic

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
JP11789376A 1975-10-01 1976-09-30 電流モ−ド・キヤリ−保持加算器 Expired JPS5926056B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US61870975A 1975-10-01 1975-10-01

Publications (2)

Publication Number Publication Date
JPS5244127A JPS5244127A (en) 1977-04-06
JPS5926056B2 true JPS5926056B2 (ja) 1984-06-23

Family

ID=24478821

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11789376A Expired JPS5926056B2 (ja) 1975-10-01 1976-09-30 電流モ−ド・キヤリ−保持加算器

Country Status (7)

Country Link
JP (1) JPS5926056B2 (enrdf_load_stackoverflow)
AU (1) AU1821276A (enrdf_load_stackoverflow)
BE (1) BE846854A (enrdf_load_stackoverflow)
CA (1) CA1076706A (enrdf_load_stackoverflow)
DE (1) DE2643609A1 (enrdf_load_stackoverflow)
FR (1) FR2326739A1 (enrdf_load_stackoverflow)
GB (1) GB1521790A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4215418A (en) * 1978-06-30 1980-07-29 Trw Inc. Integrated digital multiplier circuit using current mode logic

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3519810A (en) * 1967-02-14 1970-07-07 Motorola Inc Logic element (full adder) using transistor tree-like configuration
US3978329A (en) * 1975-09-12 1976-08-31 Bell Telephone Laboratories, Incorporated One-bit full adder

Also Published As

Publication number Publication date
DE2643609C2 (enrdf_load_stackoverflow) 1988-09-22
BE846854A (fr) 1977-01-31
AU1821276A (en) 1978-04-06
JPS5244127A (en) 1977-04-06
FR2326739A1 (fr) 1977-04-29
CA1076706A (en) 1980-04-29
DE2643609A1 (de) 1977-04-14
GB1521790A (en) 1978-08-16

Similar Documents

Publication Publication Date Title
JP3249110B2 (ja) デジタル乗算器回路及びデジタル乗算器一累算器回路
US4523292A (en) Complementary FET ripple carry binary adder circuit
JPH06507281A (ja) n−チャネル−ロジックブロック及び該ロジックに対して逆方向のpチャネル−ロジックブロックを有する非同期回路用ロジック回路装置
KR910700566A (ko) 고속 프리스케일러
JPH0785221B2 (ja) 補数化装置
US3766371A (en) Binary full adder-subtractors
US3539824A (en) Current-mode data selector
EP0077912A1 (en) FET adder circuit
US3602705A (en) Binary full adder circuit
GB1570931A (en) Unit circuit for forming a binary adder and a binary adder so formed
US3351782A (en) Multiple emitter transistorized logic circuitry
US2927733A (en) Gating circuits
US2991009A (en) Coded digit adder
JPH01166128A (ja) キャリィルックアヘッド回路
JPS5926056B2 (ja) 電流モ−ド・キヤリ−保持加算器
GB1060478A (en) Improvements in or relating to inverter circuits
US3050641A (en) Logic circuit having speed enhancement coupling
GB844966A (en) Binary adding circuits
US4583192A (en) MOS full adder circuit
US3094614A (en) Full adder and subtractor using nor logic
US3416003A (en) Non-saturating emitter-coupled multi-level rtl-circuit logic circuit
US3348199A (en) Electrical comparator circuitry
JPH0468657B2 (enrdf_load_stackoverflow)
GB748546A (en) Electrical calculating circuits employing transistors
JPS60191331A (ja) 演算論理ユニツトを持つデ−タ処理システム