GB1521790A - Current mode half and full adders - Google Patents
Current mode half and full addersInfo
- Publication number
- GB1521790A GB1521790A GB4077976A GB4077976A GB1521790A GB 1521790 A GB1521790 A GB 1521790A GB 4077976 A GB4077976 A GB 4077976A GB 4077976 A GB4077976 A GB 4077976A GB 1521790 A GB1521790 A GB 1521790A
- Authority
- GB
- United Kingdom
- Prior art keywords
- gate
- transistor
- level logic
- output
- reference voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
- G06F7/502—Half adders; Full adders consisting of two cascaded half adders
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
- G06F2207/4802—Special implementations
- G06F2207/4806—Cascode or current mode logic
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US61870975A | 1975-10-01 | 1975-10-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1521790A true GB1521790A (en) | 1978-08-16 |
Family
ID=24478821
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4077976A Expired GB1521790A (en) | 1975-10-01 | 1976-10-01 | Current mode half and full adders |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPS5926056B2 (enrdf_load_stackoverflow) |
AU (1) | AU1821276A (enrdf_load_stackoverflow) |
BE (1) | BE846854A (enrdf_load_stackoverflow) |
CA (1) | CA1076706A (enrdf_load_stackoverflow) |
DE (1) | DE2643609A1 (enrdf_load_stackoverflow) |
FR (1) | FR2326739A1 (enrdf_load_stackoverflow) |
GB (1) | GB1521790A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4215418A (en) * | 1978-06-30 | 1980-07-29 | Trw Inc. | Integrated digital multiplier circuit using current mode logic |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3519810A (en) * | 1967-02-14 | 1970-07-07 | Motorola Inc | Logic element (full adder) using transistor tree-like configuration |
US3978329A (en) * | 1975-09-12 | 1976-08-31 | Bell Telephone Laboratories, Incorporated | One-bit full adder |
-
1976
- 1976-09-28 DE DE19762643609 patent/DE2643609A1/de active Granted
- 1976-09-29 AU AU18212/76A patent/AU1821276A/en not_active Expired
- 1976-09-30 CA CA262,411A patent/CA1076706A/en not_active Expired
- 1976-09-30 FR FR7629471A patent/FR2326739A1/fr not_active Withdrawn
- 1976-09-30 JP JP11789376A patent/JPS5926056B2/ja not_active Expired
- 1976-10-01 GB GB4077976A patent/GB1521790A/en not_active Expired
- 1976-10-01 BE BE171165A patent/BE846854A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE2643609C2 (enrdf_load_stackoverflow) | 1988-09-22 |
BE846854A (fr) | 1977-01-31 |
AU1821276A (en) | 1978-04-06 |
JPS5244127A (en) | 1977-04-06 |
FR2326739A1 (fr) | 1977-04-29 |
CA1076706A (en) | 1980-04-29 |
DE2643609A1 (de) | 1977-04-14 |
JPS5926056B2 (ja) | 1984-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1513103A (en) | Modulo m adder | |
GB1252599A (enrdf_load_stackoverflow) | ||
GB1206008A (en) | Logic circuit | |
GB1330576A (en) | Logic circuits | |
GB1433834A (en) | Binary divider | |
GB945379A (en) | Binary trigger | |
GB1387874A (en) | Apparatus for recording and reproducing quadraphonic sound | |
GB1168883A (en) | Balanced Modulator-Demodulator Circuit | |
GB1312401A (en) | Shift register systems | |
GB1521790A (en) | Current mode half and full adders | |
GB844966A (en) | Binary adding circuits | |
GB1279512A (en) | Improvements in or relating to emitter coupled logic circuits | |
GB1281029A (en) | Binary signal sensing circuit | |
GB1268330A (en) | Improvements in or relating to logic-signal level-converter circuit arrangements | |
JPS5261945A (en) | Transistor circuit | |
GB1281387A (en) | Associative store | |
GB1400849A (en) | Frequency divider | |
GB1468980A (en) | Logic gate circuits | |
GB1303084A (enrdf_load_stackoverflow) | ||
GB952118A (en) | Improvements relating to logical circuits | |
GB1100262A (en) | Improvements in or relating to logic circuits | |
GB1228491A (enrdf_load_stackoverflow) | ||
GB1209834A (en) | Operational amplifier | |
GB1220637A (en) | Differential amplifier and difference detector circuit | |
FR2260231A1 (en) | Emitter-coupled logic circuit - for OR-AND or OR - NAND linking of input signals with a differential amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |