JPS592468A - マルチプロセツサシステムにおける通信方式 - Google Patents

マルチプロセツサシステムにおける通信方式

Info

Publication number
JPS592468A
JPS592468A JP10974082A JP10974082A JPS592468A JP S592468 A JPS592468 A JP S592468A JP 10974082 A JP10974082 A JP 10974082A JP 10974082 A JP10974082 A JP 10974082A JP S592468 A JPS592468 A JP S592468A
Authority
JP
Japan
Prior art keywords
communication request
processor
communication
information
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10974082A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0223059B2 (enrdf_load_stackoverflow
Inventor
Giichi Shimizu
清水 儀一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP10974082A priority Critical patent/JPS592468A/ja
Publication of JPS592468A publication Critical patent/JPS592468A/ja
Publication of JPH0223059B2 publication Critical patent/JPH0223059B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Small-Scale Networks (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP10974082A 1982-06-28 1982-06-28 マルチプロセツサシステムにおける通信方式 Granted JPS592468A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10974082A JPS592468A (ja) 1982-06-28 1982-06-28 マルチプロセツサシステムにおける通信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10974082A JPS592468A (ja) 1982-06-28 1982-06-28 マルチプロセツサシステムにおける通信方式

Publications (2)

Publication Number Publication Date
JPS592468A true JPS592468A (ja) 1984-01-09
JPH0223059B2 JPH0223059B2 (enrdf_load_stackoverflow) 1990-05-22

Family

ID=14518043

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10974082A Granted JPS592468A (ja) 1982-06-28 1982-06-28 マルチプロセツサシステムにおける通信方式

Country Status (1)

Country Link
JP (1) JPS592468A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63292362A (ja) * 1987-05-26 1988-11-29 Fujitsu Ltd システム間通信制御方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5466043A (en) * 1977-11-05 1979-05-28 Fujitsu Ltd Common-bus occupying system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5466043A (en) * 1977-11-05 1979-05-28 Fujitsu Ltd Common-bus occupying system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63292362A (ja) * 1987-05-26 1988-11-29 Fujitsu Ltd システム間通信制御方式

Also Published As

Publication number Publication date
JPH0223059B2 (enrdf_load_stackoverflow) 1990-05-22

Similar Documents

Publication Publication Date Title
JPS6259822B2 (enrdf_load_stackoverflow)
EP0229932B1 (en) High-capacity memory for multiprocessor systems
JPS592468A (ja) マルチプロセツサシステムにおける通信方式
JPH0227696B2 (ja) Johoshorisochi
JPH07271654A (ja) コントローラ
JPH0715670B2 (ja) デ−タ処理装置
JPS59173828A (ja) デ−タ処理システム
KR840000437B1 (ko) 기억장치 모듀울(module) 억세스 시스템
JPH05250310A (ja) データ処理装置
KR920001800B1 (ko) 팩시밀리의 용량확장용 접속장치
JPH0431939A (ja) 外部記憶装置
JPS6356573B2 (enrdf_load_stackoverflow)
JPS63313251A (ja) アドレッシング回路
JPS58115675A (ja) メモリアクセス方式
JPS5979334A (ja) レジスタアクセス装置
JPH0756860A (ja) マルチcpuシステム
JPH0652039A (ja) データ転送方式
JPS61292739A (ja) メモリ装置
JPS59226962A (ja) デ−タ交換装置
JPS6349815B2 (enrdf_load_stackoverflow)
JPH0195351A (ja) データ転送装置
JPH01125621A (ja) レジスタセット方式
JPS6040115B2 (ja) バブルメモリのバンクスイツチ方式
JPS6261976B2 (enrdf_load_stackoverflow)
JPH01118941A (ja) メモリアクセス制御方式