JPS59204318A - デジタルチユ−ニング受信機 - Google Patents
デジタルチユ−ニング受信機Info
- Publication number
- JPS59204318A JPS59204318A JP7845583A JP7845583A JPS59204318A JP S59204318 A JPS59204318 A JP S59204318A JP 7845583 A JP7845583 A JP 7845583A JP 7845583 A JP7845583 A JP 7845583A JP S59204318 A JPS59204318 A JP S59204318A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- pll
- oscillator
- digital tuning
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D1/00—Demodulation of amplitude-modulated oscillations
- H03D1/22—Homodyne or synchrodyne circuits
- H03D1/2209—Decoders for simultaneous demodulation and decoding of signals composed of a sum-signal and a suppressed carrier, amplitude modulated by a difference signal, e.g. stereocoders
- H03D1/2236—Decoders for simultaneous demodulation and decoding of signals composed of a sum-signal and a suppressed carrier, amplitude modulated by a difference signal, e.g. stereocoders using a phase locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Circuits Of Receivers In General (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7845583A JPS59204318A (ja) | 1983-05-04 | 1983-05-04 | デジタルチユ−ニング受信機 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7845583A JPS59204318A (ja) | 1983-05-04 | 1983-05-04 | デジタルチユ−ニング受信機 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59204318A true JPS59204318A (ja) | 1984-11-19 |
| JPS645493B2 JPS645493B2 (cs) | 1989-01-31 |
Family
ID=13662507
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7845583A Granted JPS59204318A (ja) | 1983-05-04 | 1983-05-04 | デジタルチユ−ニング受信機 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59204318A (cs) |
-
1983
- 1983-05-04 JP JP7845583A patent/JPS59204318A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS645493B2 (cs) | 1989-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5563921A (en) | Jitter detection apparatus using double-PLL structure | |
| US5534822A (en) | Parallel phase-locked loop oscillator circuits with average frequency calculation of input stage loop | |
| US5752175A (en) | Frequency synthesizer for V/UHF wideband receiver | |
| US4479257A (en) | Superheterodyne circuit having variable bandwidth and center frequency shift function | |
| JPH07170127A (ja) | Fmオーディオ搬送波の復調方法および復調装置 | |
| HK1008406A1 (en) | On channel agile fm demodulator | |
| JPH01300772A (ja) | 映像中間周波信号処理回路 | |
| US4426627A (en) | Phase-locked loop oscillator circuit utilizing a sub-loop with a second phase comparator | |
| US4709408A (en) | Phased lock loop synchronous detecting system with an automatic frequency tuning circuit | |
| JPS59204318A (ja) | デジタルチユ−ニング受信機 | |
| US4601060A (en) | Automatic digital fine tuning system | |
| JPH0879013A (ja) | パイロット信号検出用のスイッチドキャパシタ帯域通過フィルタ | |
| JPH10276105A (ja) | Rds信号復調回路 | |
| JPH0156580B2 (cs) | ||
| JPH0528829Y2 (cs) | ||
| JPS6019692B2 (ja) | Fmステレオ受信機のパイロツト信号除去回路 | |
| GB2197554A (en) | FM multiplex broadcast receiver | |
| US4766391A (en) | Video demodulator system | |
| JPS6161734B2 (cs) | ||
| KR920004374B1 (ko) | 주파수 합성기 | |
| JPS59204331A (ja) | イメ−ジ信号受信状態検出装置 | |
| JPS61216529A (ja) | 誘導無線周波数シンセサイザ装置 | |
| JP2810580B2 (ja) | Pll検波回路 | |
| SU1394433A1 (ru) | Устройство фазовой автоподстройки частоты | |
| JPH0435140A (ja) | 周波数同期方式 |