JPS59189723A - タイミングパルス発生回路 - Google Patents

タイミングパルス発生回路

Info

Publication number
JPS59189723A
JPS59189723A JP6364583A JP6364583A JPS59189723A JP S59189723 A JPS59189723 A JP S59189723A JP 6364583 A JP6364583 A JP 6364583A JP 6364583 A JP6364583 A JP 6364583A JP S59189723 A JPS59189723 A JP S59189723A
Authority
JP
Japan
Prior art keywords
transfer circuit
flop
current transfer
master
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6364583A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02891B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hideo Suzuki
秀雄 鈴木
Toshihiro Nakamura
中村 智弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP6364583A priority Critical patent/JPS59189723A/ja
Publication of JPS59189723A publication Critical patent/JPS59189723A/ja
Publication of JPH02891B2 publication Critical patent/JPH02891B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP6364583A 1983-04-13 1983-04-13 タイミングパルス発生回路 Granted JPS59189723A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6364583A JPS59189723A (ja) 1983-04-13 1983-04-13 タイミングパルス発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6364583A JPS59189723A (ja) 1983-04-13 1983-04-13 タイミングパルス発生回路

Publications (2)

Publication Number Publication Date
JPS59189723A true JPS59189723A (ja) 1984-10-27
JPH02891B2 JPH02891B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-01-09

Family

ID=13235291

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6364583A Granted JPS59189723A (ja) 1983-04-13 1983-04-13 タイミングパルス発生回路

Country Status (1)

Country Link
JP (1) JPS59189723A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPH02891B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-01-09

Similar Documents

Publication Publication Date Title
US5448597A (en) Clock signal switching circuit
US4387294A (en) Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu
JPS59189723A (ja) タイミングパルス発生回路
JP2923175B2 (ja) クロック発生回路
SU972500A1 (ru) Программируемое логическое устройство
JPH02105396A (ja) シフトレジスタ
JP2569498B2 (ja) フリツプフロツプ
JP2674794B2 (ja) タイミング回路
KR930006745Y1 (ko) 우선 순위 처리 회로
JPH046913A (ja) プログラマブル論理素子
JPS6160456B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS63263943A (ja) デ−タバス回路
JPS614979A (ja) 半導体集積回路装置
JPS63276915A (ja) タイミング信号発生回路
JPH02181950A (ja) 半導体集積回路の動作モード設定方式
JPH043615A (ja) Dラッチ回路
JPS59128464A (ja) 半導体集積回路のテスト入力回路
JPH02125514A (ja) クロック入力回路
JPS62195924A (ja) カウンタ回路
JPH0223710A (ja) トグルフリップフロップ回路
JPH0350453B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0346821A (ja) 半導体集積回路
JPH0344458B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6369097A (ja) シフトレジスタ
JPH02226588A (ja) 同期式半導体記憶装置