JPS59178759A - マルチチツプパツケ−ジ - Google Patents

マルチチツプパツケ−ジ

Info

Publication number
JPS59178759A
JPS59178759A JP5294483A JP5294483A JPS59178759A JP S59178759 A JPS59178759 A JP S59178759A JP 5294483 A JP5294483 A JP 5294483A JP 5294483 A JP5294483 A JP 5294483A JP S59178759 A JPS59178759 A JP S59178759A
Authority
JP
Japan
Prior art keywords
wiring
wiring layer
layer
chip
alumina ceramic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5294483A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6159534B2 (enrdf_load_stackoverflow
Inventor
Toshihiko Watari
渡里 俊彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5294483A priority Critical patent/JPS59178759A/ja
Priority to CA000450758A priority patent/CA1229155A/en
Priority to DE8484103423T priority patent/DE3479463D1/de
Priority to EP84103423A priority patent/EP0120500B1/en
Publication of JPS59178759A publication Critical patent/JPS59178759A/ja
Priority to US06/758,951 priority patent/US4652970A/en
Priority to US06/896,348 priority patent/US4744007A/en
Publication of JPS6159534B2 publication Critical patent/JPS6159534B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP5294483A 1983-03-29 1983-03-29 マルチチツプパツケ−ジ Granted JPS59178759A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP5294483A JPS59178759A (ja) 1983-03-29 1983-03-29 マルチチツプパツケ−ジ
CA000450758A CA1229155A (en) 1983-03-29 1984-03-28 High density lsi package for logic circuits
DE8484103423T DE3479463D1 (en) 1983-03-29 1984-03-28 High density lsi package for logic circuits
EP84103423A EP0120500B1 (en) 1983-03-29 1984-03-28 High density lsi package for logic circuits
US06/758,951 US4652970A (en) 1983-03-29 1985-07-25 High density LSI package for logic circuits
US06/896,348 US4744007A (en) 1983-03-29 1986-08-14 High density LSI package for logic circuits

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5294483A JPS59178759A (ja) 1983-03-29 1983-03-29 マルチチツプパツケ−ジ

Publications (2)

Publication Number Publication Date
JPS59178759A true JPS59178759A (ja) 1984-10-11
JPS6159534B2 JPS6159534B2 (enrdf_load_stackoverflow) 1986-12-17

Family

ID=12928975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5294483A Granted JPS59178759A (ja) 1983-03-29 1983-03-29 マルチチツプパツケ−ジ

Country Status (1)

Country Link
JP (1) JPS59178759A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6269648A (ja) * 1985-09-24 1987-03-30 Nec Corp 多層配線基板
JPH0525497U (ja) * 1991-09-06 1993-04-02 株式会社三協精機製作所 小型発音装置
JPH06295977A (ja) * 1992-10-02 1994-10-21 Internatl Business Mach Corp <Ibm> 電子パッケージにおける電力及び信号の配線

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6269648A (ja) * 1985-09-24 1987-03-30 Nec Corp 多層配線基板
JPH0525497U (ja) * 1991-09-06 1993-04-02 株式会社三協精機製作所 小型発音装置
JPH06295977A (ja) * 1992-10-02 1994-10-21 Internatl Business Mach Corp <Ibm> 電子パッケージにおける電力及び信号の配線

Also Published As

Publication number Publication date
JPS6159534B2 (enrdf_load_stackoverflow) 1986-12-17

Similar Documents

Publication Publication Date Title
US6525942B2 (en) Heat dissipation ball grid array package
JP3762844B2 (ja) 対向マルチチップ用パッケージ
US4744007A (en) High density LSI package for logic circuits
US6218731B1 (en) Tiny ball grid array package
US6373131B1 (en) TBGA semiconductor package
TWI282154B (en) Die-up ball grid array package with a heat spreader and method for making the same
JPH05211275A (ja) 半導体装置及びその製造方法
US6781849B2 (en) Multi-chip package having improved heat spread characteristics and method for manufacturing the same
JPH02146747A (ja) 半導体装置
US6759753B2 (en) Multi-chip package
US6819565B2 (en) Cavity-down ball grid array semiconductor package with heat spreader
JP3158073B2 (ja) 電子素子のパッケージ方法および電子素子パッケージ
US20020063331A1 (en) Film carrier semiconductor device
JP2003282778A (ja) 半導体装置及びプリント配線基板
JPS59178759A (ja) マルチチツプパツケ−ジ
JP2001144203A (ja) キャビティダウン型bgaパッケージ
JP2002057238A (ja) 集積回路パッケージ
JPH04290258A (ja) マルチチップモジュール
JP4128440B2 (ja) 部品内蔵モジュール
WO1999013509A1 (en) Semiconductor device
JP3024596B2 (ja) フィルムキャリアテープを用いたbga型半導体装置
JPH05218226A (ja) 多層配線基板
JPH05211257A (ja) 半導体集積回路の実装方法
JP3093278B2 (ja) 向上したパッド設計による電子パッケージ
JPH10256413A (ja) 半導体パッケージ