JPS59178039A - デ−タ伝送方式 - Google Patents

デ−タ伝送方式

Info

Publication number
JPS59178039A
JPS59178039A JP58052969A JP5296983A JPS59178039A JP S59178039 A JPS59178039 A JP S59178039A JP 58052969 A JP58052969 A JP 58052969A JP 5296983 A JP5296983 A JP 5296983A JP S59178039 A JPS59178039 A JP S59178039A
Authority
JP
Japan
Prior art keywords
data
bytes
synchronization
code
synchronization code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58052969A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0220024B2 (enExample
Inventor
Junichi Sato
純一 佐藤
Takao Sakata
坂田　隆男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58052969A priority Critical patent/JPS59178039A/ja
Publication of JPS59178039A publication Critical patent/JPS59178039A/ja
Publication of JPH0220024B2 publication Critical patent/JPH0220024B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/24—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially
    • H04J3/242—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially the frames being of variable length

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58052969A 1983-03-29 1983-03-29 デ−タ伝送方式 Granted JPS59178039A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58052969A JPS59178039A (ja) 1983-03-29 1983-03-29 デ−タ伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58052969A JPS59178039A (ja) 1983-03-29 1983-03-29 デ−タ伝送方式

Publications (2)

Publication Number Publication Date
JPS59178039A true JPS59178039A (ja) 1984-10-09
JPH0220024B2 JPH0220024B2 (enExample) 1990-05-07

Family

ID=12929713

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58052969A Granted JPS59178039A (ja) 1983-03-29 1983-03-29 デ−タ伝送方式

Country Status (1)

Country Link
JP (1) JPS59178039A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5668042A (en) * 1979-11-07 1981-06-08 Toshiba Corp Data transmission system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5668042A (en) * 1979-11-07 1981-06-08 Toshiba Corp Data transmission system

Also Published As

Publication number Publication date
JPH0220024B2 (enExample) 1990-05-07

Similar Documents

Publication Publication Date Title
JP2747077B2 (ja) フレーム同期回路
EP0320882A2 (en) Demultiplexer system
JPH0637746A (ja) フレーム同期制御方式
EP0503657A2 (en) Pulse stuffing apparatus and method
US3594502A (en) A rapid frame synchronization system
US4888791A (en) Clock decoder and data bit transition detector for fiber optic work station
JPS59178039A (ja) デ−タ伝送方式
JPH0561828B2 (enExample)
JPS585543B2 (ja) フレ−ム同期装置
JP2716392B2 (ja) フレーム同期回路
JP2959520B2 (ja) 同期保護装置
JP2944319B2 (ja) 並列展開型フレーム同期方式
JP3228408B2 (ja) 同期化回路及び同期化方法
JP3033543B2 (ja) フレーム同期回路
JPS58107753A (ja) 受信信号フレ−ム同期回路
JPH0818549A (ja) マルチフレーム同期保護回路
JP3039135B2 (ja) データ中継装置
JPS62281534A (ja) フレ−ム同期パタ−ン相関検出回路
JPH01136440A (ja) フレーム同期回路
JPH0286234A (ja) フレーム同期回路
JPH065832B2 (ja) 受信同期回路
JPH0481902B2 (enExample)
JP2000278362A (ja) データ通信試験装置
JPH05327687A (ja) フレーム同期保護回路
JPH03187542A (ja) 同期回路