JPS59171327A - 半導体回路 - Google Patents
半導体回路Info
- Publication number
- JPS59171327A JPS59171327A JP58045462A JP4546283A JPS59171327A JP S59171327 A JPS59171327 A JP S59171327A JP 58045462 A JP58045462 A JP 58045462A JP 4546283 A JP4546283 A JP 4546283A JP S59171327 A JPS59171327 A JP S59171327A
- Authority
- JP
- Japan
- Prior art keywords
- potential
- terminal
- whose
- gate
- connection point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 6
- 239000000758 substrate Substances 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 claims 1
- 230000007257 malfunction Effects 0.000 description 2
- 230000015654 memory Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 210000001699 lower leg Anatomy 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Static Random-Access Memory (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58045462A JPS59171327A (ja) | 1983-03-18 | 1983-03-18 | 半導体回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58045462A JPS59171327A (ja) | 1983-03-18 | 1983-03-18 | 半導体回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59171327A true JPS59171327A (ja) | 1984-09-27 |
| JPH0352693B2 JPH0352693B2 (https=) | 1991-08-12 |
Family
ID=12720026
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58045462A Granted JPS59171327A (ja) | 1983-03-18 | 1983-03-18 | 半導体回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59171327A (https=) |
-
1983
- 1983-03-18 JP JP58045462A patent/JPS59171327A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0352693B2 (https=) | 1991-08-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5937895B2 (ja) | 遅延回路 | |
| JPS5972530A (ja) | 高速低電力遅延クロツク発生回路 | |
| JPS6137709B2 (https=) | ||
| US4491748A (en) | High performance FET driver circuit | |
| JPH0113657B2 (https=) | ||
| US4239991A (en) | Clock voltage generator for semiconductor memory | |
| JPS5827915B2 (ja) | リセット回路 | |
| JPH0562491B2 (https=) | ||
| US4288706A (en) | Noise immunity in input buffer circuit for semiconductor memory | |
| US4656429A (en) | Voltage comparison circuit with ripple component elimination | |
| JPH0428226Y2 (https=) | ||
| US4239990A (en) | Clock voltage generator for semiconductor memory with reduced power dissipation | |
| JPS6134619A (ja) | Ｍｏｓトランジスタ回路 | |
| JPS59171327A (ja) | 半導体回路 | |
| US4254345A (en) | Output circuit for bucket-brigade devices | |
| JPH07298607A (ja) | 半導体昇圧回路 | |
| JP3190940B2 (ja) | 昇圧回路 | |
| US4525640A (en) | High performance and gate having an "natural" or zero threshold transistor for providing a faster rise time for the output | |
| JP3405257B2 (ja) | チャージポンプ回路 | |
| JPS628400A (ja) | コンデンサメモリ回路 | |
| JPS5842558B2 (ja) | アドレス バッファ回路 | |
| JP2894096B2 (ja) | 半導体集積回路 | |
| US5313111A (en) | Substrate slew circuit providing reduced electron injection | |
| JPS63217820A (ja) | Ｃｍｏｓ遅延回路 | |
| JP3105650B2 (ja) | 半導体集積回路装置 |