JPS59166295U - Envelope waveform data generator - Google Patents
Envelope waveform data generatorInfo
- Publication number
- JPS59166295U JPS59166295U JP5880883U JP5880883U JPS59166295U JP S59166295 U JPS59166295 U JP S59166295U JP 5880883 U JP5880883 U JP 5880883U JP 5880883 U JP5880883 U JP 5880883U JP S59166295 U JPS59166295 U JP S59166295U
- Authority
- JP
- Japan
- Prior art keywords
- digital data
- bits
- envelope waveform
- converting
- sample value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の一実施例の構成を示すブロック図。第
２図はＲＯＭの記憶デジタルデータの説明に供する模式
図。
１・・・・・・ＲＯＭ、２・・・・・・クロックパルス
発振器、３・・・・・・アドレスカウンタ、４および１
４・・・・・・ラッチ回路、６および７・・・・・セッ
ト数増加回路、１゜・・・・・・マルチプレクサ、１３
・・・・・・加算器。FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention. FIG. 2 is a schematic diagram for explaining digital data stored in a ROM. 1...ROM, 2...Clock pulse oscillator, 3...Address counter, 4 and 1
4... Latch circuit, 6 and 7... Set number increasing circuit, 1°... Multiplexer, 13
・・・・・・Adder.
Claims (1)
とに区分し、前記エンベロープ波形を所定周期でサンプ
リングし、前記急激な部分におけ゛ るサンプル値を
所定ビット数のデジタルデータに変換して夛の下位所定
数のビットを省略した残余のビット数のデジタルデータ
と、前記残余の部分におけるサンプル値とその直前のサ
ンプル値との差分を変換した前記残余のビット数のデジ
タルデータとを記憶させた記憶手段と、 前記記憶手段から読み出すべきデジタルデータの格納番
地を指定する番地指定手段と、前記番地指定手段により
指定された前記記憶手段の番地が前記急激な変化部分に
おけるサンプル値に対応したデジタルデータの格納番地
であるかまたは前記残余の部分におけるサンプル値を変
換したデジタルデータの格納番地であるかを検出する検
出手段と、 前記番地指定手段の出力により指定された前記記憶手段
の番地から読み出されたデジタルデータが前記急激な変
化部分におけるサンプル値を変換したデジタルデータか
前記残余の部分におけるサンプル値を変換したデジタル
データかを前記検出手段の出力により検知して、前者の
デジタルデータの場合に読み出されたデジタルデータの
下位に前記省略されたビット数だけ０″を補充してエン
ベロープ波形データとして出力し、後者のデジタルデー
タの場合に読み出されたデジタルデータの符号ビットの
つぎに前記省略されたビット数だけ＃０″または１″を
符号ビットに応じて付加して補正しこの補正されたデジ
タルデータとその直前に出力されたエンベロープ波形デ
ータとを加算して波形データとして出力する補正手段と
を備えてなることを特徴とするエンベロープ波形データ
発生装置。[Claims for Utility Model Registration] An envelope waveform is divided into a portion where the change is rapid and a remaining portion, the envelope waveform is sampled at a predetermined period, and the sample value in the abrupt portion is obtained by a predetermined number of bits. The remaining number of bits obtained by converting the digital data into digital data and omitting a predetermined number of lower-order bits, and the remaining number of bits obtained by converting the difference between the sample value in the remaining part and the sample value immediately before it. storage means for storing digital data; address designation means for designating a storage address of the digital data to be read from the storage means; detection means for detecting whether it is a storage address of digital data corresponding to the sample value in the remaining part or a storage address of digital data obtained by converting the sample value in the remaining part; detecting whether the digital data read from the address of the storage means is digital data obtained by converting sample values in the rapid change portion or digital data obtained by converting sample values in the remaining portion; , in the case of the former digital data, the lower part of the read digital data is supplemented with 0'' by the omitted number of bits and output as envelope waveform data, and in the case of the latter digital data, the read digital data is Next to the sign bit, #0'' or 1'' is added according to the omitted number of bits to correct it, and this corrected digital data is added to the envelope waveform data output immediately before. 1. An envelope waveform data generator comprising: a correction means for outputting the waveform data as waveform data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5880883U JPS59166295U (en) | 1983-04-21 | 1983-04-21 | Envelope waveform data generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5880883U JPS59166295U (en) | 1983-04-21 | 1983-04-21 | Envelope waveform data generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59166295U true JPS59166295U (en) | 1984-11-07 |
| JPS6336394Y2 JPS6336394Y2 (en) | 1988-09-27 |
Family
ID=30189080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5880883U Granted JPS59166295U (en) | 1983-04-21 | 1983-04-21 | Envelope waveform data generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59166295U (en) |
-
1983
- 1983-04-21 JP JP5880883U patent/JPS59166295U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6336394Y2 (en) | 1988-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59166295U (en) | Envelope waveform data generator | |
| JPH0652497B2 (en) | Signal storage method | |
| JPS6090911U (en) | Digital waveform generator | |
| JPS59138326U (en) | Digital protective relay | |
| JPS61143334U (en) | ||
| JPS5920355U (en) | Address bus monitoring circuit | |
| JPS60135869U (en) | Interleaving RAM read/write pulse generation circuit | |
| JPS59164093U (en) | Waveform data generator | |
| JPS5939499U (en) | Main memory error bit display circuit | |
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS6082343U (en) | Memory address generation circuit | |
| JPS60158250U (en) | data output device | |
| JPS6095650U (en) | Stack overflow detection circuit | |
| JPS60156487U (en) | Clock with time signal function | |
| JPS59147197U (en) | Reverberation effect device | |
| JPS6124860U (en) | MFM signal demodulator | |
| KR860007782A (en) | Pulse generator with cumulative error correction | |
| JPS60148634U (en) | Asynchronous trigger generator | |
| JPS58166143U (en) | Nonlinear analog-to-digital converter | |
| JPS6074079U (en) | solar battery clock | |
| JPS6061662U (en) | maximum demand power meter | |
| JPS6040149U (en) | Phase comparator for bit-synchronized PLL | |
| JPS6074336U (en) | pulse generator | |
| JPS60184133U (en) | Battery backup memory circuit | |
| JPS58175469U (en) | Phase difference measuring device |