JPS5916342A - 集積回路用基板の製造方法 - Google Patents
集積回路用基板の製造方法Info
- Publication number
- JPS5916342A JPS5916342A JP57125543A JP12554382A JPS5916342A JP S5916342 A JPS5916342 A JP S5916342A JP 57125543 A JP57125543 A JP 57125543A JP 12554382 A JP12554382 A JP 12554382A JP S5916342 A JPS5916342 A JP S5916342A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- single crystal
- silicon
- porous
- crystal silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10P90/1906—
-
- H10W10/061—
-
- H10W10/181—
-
- H10P90/191—
-
- H10W10/012—
-
- H10W10/13—
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57125543A JPS5916342A (ja) | 1982-07-19 | 1982-07-19 | 集積回路用基板の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57125543A JPS5916342A (ja) | 1982-07-19 | 1982-07-19 | 集積回路用基板の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5916342A true JPS5916342A (ja) | 1984-01-27 |
| JPS6244413B2 JPS6244413B2 (cg-RX-API-DMAC10.html) | 1987-09-21 |
Family
ID=14912792
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57125543A Granted JPS5916342A (ja) | 1982-07-19 | 1982-07-19 | 集積回路用基板の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5916342A (cg-RX-API-DMAC10.html) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02112096A (ja) * | 1988-10-21 | 1990-04-24 | Matsushita Electric Works Ltd | Ic化された感知器 |
| KR100466224B1 (ko) * | 2001-01-09 | 2005-01-13 | 텔레포스 주식회사 | 반도체 칩 실장용 베이스 기판의 제조 방법 |
-
1982
- 1982-07-19 JP JP57125543A patent/JPS5916342A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02112096A (ja) * | 1988-10-21 | 1990-04-24 | Matsushita Electric Works Ltd | Ic化された感知器 |
| KR100466224B1 (ko) * | 2001-01-09 | 2005-01-13 | 텔레포스 주식회사 | 반도체 칩 실장용 베이스 기판의 제조 방법 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6244413B2 (cg-RX-API-DMAC10.html) | 1987-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4916086A (en) | Method of manufacturing a semiconductor device having rounded trench corners | |
| US4502913A (en) | Total dielectric isolation for integrated circuits | |
| US5217920A (en) | Method of forming substrate contact trenches and isolation trenches using anodization for isolation | |
| JPH11289006A (ja) | 集積回路にトレンチアイソレ―ションを形成する方法 | |
| US4851366A (en) | Method for providing dielectrically isolated circuit | |
| US4661832A (en) | Total dielectric isolation for integrated circuits | |
| US7067387B2 (en) | Method of manufacturing dielectric isolated silicon structure | |
| JPS6038832A (ja) | 半導体装置とその製造方法 | |
| KR100582147B1 (ko) | 반도체 집적 회로 장치 및 그 제조 방법 | |
| JPS5916342A (ja) | 集積回路用基板の製造方法 | |
| JPS59232437A (ja) | 半導体装置の製造方法 | |
| JPH04225259A (ja) | 半導体装置の製造方法 | |
| JPS62108539A (ja) | Soi構造半導体装置の製造方法 | |
| JPS6244415B2 (cg-RX-API-DMAC10.html) | ||
| KR900001059B1 (ko) | 반도체 장치의 소자 분리 방법 | |
| JPS58200554A (ja) | 半導体装置の製造方法 | |
| JPH05121535A (ja) | 不純物拡散方法およびウエハの誘電体分離方法 | |
| KR19980084714A (ko) | 반도체소자의 분리영역 제조방법 | |
| JPS5839026A (ja) | 半導体装置及びその製造方法 | |
| JPS5939044A (ja) | 絶縁分離集積回路用基板の製造方法 | |
| JPS6244412B2 (cg-RX-API-DMAC10.html) | ||
| JPS60138937A (ja) | 集積回路用基板 | |
| JPS6016441A (ja) | 半導体基板面の絶縁分離方法 | |
| KR100925136B1 (ko) | 다공성 Si 엔지니어링에 의한 패터닝된실리콘-온-인슐레이터(SOI)/실리콘-온-낫싱 (SON)복합 구조물의 형성 | |
| KR20060011620A (ko) | 라이너질화막을 포함하는 반도체소자의 소자분리막 및 그제조 방법 |