JPS59154553A - デバグ割込み方式 - Google Patents

デバグ割込み方式

Info

Publication number
JPS59154553A
JPS59154553A JP58029159A JP2915983A JPS59154553A JP S59154553 A JPS59154553 A JP S59154553A JP 58029159 A JP58029159 A JP 58029159A JP 2915983 A JP2915983 A JP 2915983A JP S59154553 A JPS59154553 A JP S59154553A
Authority
JP
Japan
Prior art keywords
instruction
debug
program
interrupt
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58029159A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0148564B2 (OSRAM
Inventor
Kazuo Tajiri
田尻　和夫
Kazuyuki Yamaguchi
和幸 山口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58029159A priority Critical patent/JPS59154553A/ja
Publication of JPS59154553A publication Critical patent/JPS59154553A/ja
Publication of JPH0148564B2 publication Critical patent/JPH0148564B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP58029159A 1983-02-23 1983-02-23 デバグ割込み方式 Granted JPS59154553A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58029159A JPS59154553A (ja) 1983-02-23 1983-02-23 デバグ割込み方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58029159A JPS59154553A (ja) 1983-02-23 1983-02-23 デバグ割込み方式

Publications (2)

Publication Number Publication Date
JPS59154553A true JPS59154553A (ja) 1984-09-03
JPH0148564B2 JPH0148564B2 (OSRAM) 1989-10-19

Family

ID=12268478

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58029159A Granted JPS59154553A (ja) 1983-02-23 1983-02-23 デバグ割込み方式

Country Status (1)

Country Link
JP (1) JPS59154553A (OSRAM)

Also Published As

Publication number Publication date
JPH0148564B2 (OSRAM) 1989-10-19

Similar Documents

Publication Publication Date Title
EP0537309B1 (en) System and method for preserving source instruction atomicity in translated program code
US5003468A (en) Guest machine execution control system for virutal machine system
JP3206641B2 (ja) マイコンシステムのデバッグ方法、デバッグ装置及びデバッグプログラムを記録した記録媒体
JPS59154553A (ja) デバグ割込み方式
JPH0588884A (ja) 状態モード設定方式
JPS63226764A (ja) 高速浮動小数点演算システム
JPH1011315A (ja) インサーキットエミュレータ装置およびインサーキットエミュレーション方法
JP2793396B2 (ja) 電子計算機の演算ステータス保持装置
JPH08161185A (ja) 仮想計算機システムのゲスト実行制御方式
JPS59103158A (ja) デイジタル信号処理プログラムデバツグ方式
JPS5842487B2 (ja) プログラムのロ−デイング方式
JPH08320813A (ja) プログラムシミュレータ装置及びプログラムデバッグ方法
JPH0399342A (ja) プログラム事象記録の制御方式
JPH0314148A (ja) プログラム破壊検出装置
KR20080044652A (ko) Ｃｐｕ에서의 스택을 이용한 디버깅 방법
JP2006506720A (ja) マイクロプロセッサ監視回路と分析ツール間でのデジタルメッセージの伝送
JPS6231434A (ja) 命令アドレス制御方式
JPS58166454A (ja) デ−タ処理装置
JPS63228237A (ja) プログラムデバツグ方式
JPH04324525A (ja) プログラム移植支援装置
JPH0367340A (ja) シミュレータ
JPH08241225A (ja) 評価装置
JPH05127894A (ja) 命令実行方式
JPH0510677B2 (OSRAM)
JPS63310040A (ja) デ−タ採取方式