JPS59151520A - 単安定マルチバイブレ−タ - Google Patents
単安定マルチバイブレ−タInfo
- Publication number
- JPS59151520A JPS59151520A JP58023226A JP2322683A JPS59151520A JP S59151520 A JPS59151520 A JP S59151520A JP 58023226 A JP58023226 A JP 58023226A JP 2322683 A JP2322683 A JP 2322683A JP S59151520 A JPS59151520 A JP S59151520A
- Authority
- JP
- Japan
- Prior art keywords
- output
- bistable
- logic gate
- capacitor
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58023226A JPS59151520A (ja) | 1983-02-14 | 1983-02-14 | 単安定マルチバイブレ−タ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58023226A JPS59151520A (ja) | 1983-02-14 | 1983-02-14 | 単安定マルチバイブレ−タ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59151520A true JPS59151520A (ja) | 1984-08-30 |
| JPH0463571B2 JPH0463571B2 (en:Method) | 1992-10-12 |
Family
ID=12104713
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58023226A Granted JPS59151520A (ja) | 1983-02-14 | 1983-02-14 | 単安定マルチバイブレ−タ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59151520A (en:Method) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5841306A (en) * | 1992-08-18 | 1998-11-24 | Samsung Electronics Co., Ltd. | Pulse generator for generating output pulse of a predetermined width |
| US8991307B2 (en) | 2009-12-09 | 2015-03-31 | Silit-Werke Gmbh & Co. Kg | Lid for a pressure cooker |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57176825A (en) * | 1981-04-24 | 1982-10-30 | Nec Corp | Monostable multivibrator circuit |
-
1983
- 1983-02-14 JP JP58023226A patent/JPS59151520A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57176825A (en) * | 1981-04-24 | 1982-10-30 | Nec Corp | Monostable multivibrator circuit |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5841306A (en) * | 1992-08-18 | 1998-11-24 | Samsung Electronics Co., Ltd. | Pulse generator for generating output pulse of a predetermined width |
| US8991307B2 (en) | 2009-12-09 | 2015-03-31 | Silit-Werke Gmbh & Co. Kg | Lid for a pressure cooker |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0463571B2 (en:Method) | 1992-10-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0072686A2 (en) | A buffer circuit including inverter circuitry | |
| JPS6339214A (ja) | 入力バッファ回路 | |
| JPS59151520A (ja) | 単安定マルチバイブレ−タ | |
| JPH02119427A (ja) | 出力バッファ回路 | |
| US6211705B1 (en) | Timed bistable circuit for high frequency applications | |
| CN112583355A (zh) | 高精度张弛振荡器 | |
| JPH0870241A (ja) | 遅延回路 | |
| US5457405A (en) | Complementary logic recovered energy circuit | |
| JPH0220115A (ja) | パルス形信号を発生する回路 | |
| JPH0213821B2 (en:Method) | ||
| JPS58184815A (ja) | シユミツト回路 | |
| JPH0458206B2 (en:Method) | ||
| KR900006540B1 (ko) | 펄스발생회로 | |
| JP3094040B2 (ja) | Cmos論理回路 | |
| JP2728430B2 (ja) | 半導体集積回路 | |
| JPH09135157A (ja) | パワーオンリセット回路 | |
| JPH0411046B2 (en:Method) | ||
| JPS59193626A (ja) | トランジスタ論理回路 | |
| JPH0661797A (ja) | ワンショットマルチバイブレータ | |
| JPS6298912A (ja) | 半導体装置 | |
| IM | 2_ vss cr U | |
| JPH0556042B2 (en:Method) | ||
| JP2919187B2 (ja) | 基板電位供給回路 | |
| JPH0654520A (ja) | 昇圧回路 | |
| JPS639770B2 (en:Method) |