JPS59148971A - 論理回路シミュレ−ション方法 - Google Patents
論理回路シミュレ−ション方法Info
- Publication number
- JPS59148971A JPS59148971A JP58021448A JP2144883A JPS59148971A JP S59148971 A JPS59148971 A JP S59148971A JP 58021448 A JP58021448 A JP 58021448A JP 2144883 A JP2144883 A JP 2144883A JP S59148971 A JPS59148971 A JP S59148971A
- Authority
- JP
- Japan
- Prior art keywords
- logic circuit
- circuit model
- logic
- machine language
- model
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58021448A JPS59148971A (ja) | 1983-02-14 | 1983-02-14 | 論理回路シミュレ−ション方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58021448A JPS59148971A (ja) | 1983-02-14 | 1983-02-14 | 論理回路シミュレ−ション方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59148971A true JPS59148971A (ja) | 1984-08-25 |
| JPH0457031B2 JPH0457031B2 (cs) | 1992-09-10 |
Family
ID=12055240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58021448A Granted JPS59148971A (ja) | 1983-02-14 | 1983-02-14 | 論理回路シミュレ−ション方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59148971A (cs) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4918594A (en) * | 1986-02-07 | 1990-04-17 | Hitachi, Ltd. | Method and system for logical simulation of information processing system including logic circuit model and logic function model |
| US5146460A (en) * | 1990-02-16 | 1992-09-08 | International Business Machines | Logic simulation using a hardware accelerator together with an automated error event isolation and trace facility |
-
1983
- 1983-02-14 JP JP58021448A patent/JPS59148971A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4918594A (en) * | 1986-02-07 | 1990-04-17 | Hitachi, Ltd. | Method and system for logical simulation of information processing system including logic circuit model and logic function model |
| US5146460A (en) * | 1990-02-16 | 1992-09-08 | International Business Machines | Logic simulation using a hardware accelerator together with an automated error event isolation and trace facility |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0457031B2 (cs) | 1992-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4635218A (en) | Method for simulating system operation of static and dynamic circuit devices | |
| JPS6136262B2 (cs) | ||
| JPS63145549A (ja) | 論理回路シミユレ−シヨン方法 | |
| US6725187B1 (en) | Latch inference using dataflow analysis | |
| JPS59148971A (ja) | 論理回路シミュレ−ション方法 | |
| CN116911219A (zh) | 用于逻辑系统设计的仿真的方法、电子设备和存储介质 | |
| JP3905951B2 (ja) | シミュレーション/エミュレーションの効率を増すための論理変換方法 | |
| JP2674142B2 (ja) | 論理回路の動作検証方法 | |
| JPH0331232B2 (cs) | ||
| CN117370168B (zh) | 设置逻辑系统设计的仿真还原点的方法及相关设备 | |
| JPS59117660A (ja) | シミユレ−シヨン状態復元処理方式 | |
| JPS62109136A (ja) | 論理回路シミユレ−シヨン方法 | |
| JPS6326740A (ja) | 論理回路シミユレ−シヨン方法 | |
| JP2924968B2 (ja) | 時間双方向シミュレーション装置 | |
| JPS6349853A (ja) | 論理シミユレ−シヨン処理方式 | |
| JPS60163142A (ja) | 複雑なデジタルデバイスのモデリング動作方法 | |
| CN117454835A (zh) | 保存和读取波形数据的方法、电子设备以及存储介质 | |
| JPH03116277A (ja) | シミュレーション・システム及びシミュレーション方法 | |
| SU1488809A1 (ru) | Устройство для имитации сбоев * и неисправностей цифровой вычислительной машины | |
| JPH03152672A (ja) | 機能モデルの論理シミュレーションシステム | |
| JPH0448390A (ja) | 論理回路のシミュレーション方法 | |
| JPH02159639A (ja) | 論理回路のシミュレーション照合回路 | |
| JP2012160145A (ja) | 論理シミュレーション方法および論理シミュレーション装置 | |
| JPH04256071A (ja) | 論理シミュレータ | |
| JPH01284935A (ja) | 論理シミュレータ |