JPS59140559A - バツフアレジスタ - Google Patents

バツフアレジスタ

Info

Publication number
JPS59140559A
JPS59140559A JP58014296A JP1429683A JPS59140559A JP S59140559 A JPS59140559 A JP S59140559A JP 58014296 A JP58014296 A JP 58014296A JP 1429683 A JP1429683 A JP 1429683A JP S59140559 A JPS59140559 A JP S59140559A
Authority
JP
Japan
Prior art keywords
output
register
clock
input
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58014296A
Other languages
English (en)
Japanese (ja)
Other versions
JPH049339B2 (enrdf_load_stackoverflow
Inventor
Yoshikazu Yamamoto
嘉一 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP58014296A priority Critical patent/JPS59140559A/ja
Publication of JPS59140559A publication Critical patent/JPS59140559A/ja
Publication of JPH049339B2 publication Critical patent/JPH049339B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP58014296A 1983-01-31 1983-01-31 バツフアレジスタ Granted JPS59140559A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58014296A JPS59140559A (ja) 1983-01-31 1983-01-31 バツフアレジスタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58014296A JPS59140559A (ja) 1983-01-31 1983-01-31 バツフアレジスタ

Publications (2)

Publication Number Publication Date
JPS59140559A true JPS59140559A (ja) 1984-08-11
JPH049339B2 JPH049339B2 (enrdf_load_stackoverflow) 1992-02-19

Family

ID=11857127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58014296A Granted JPS59140559A (ja) 1983-01-31 1983-01-31 バツフアレジスタ

Country Status (1)

Country Link
JP (1) JPS59140559A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11500599A (ja) * 1993-12-17 1999-01-12 ヴィスタ インターナショナル，インコーポレイテッド 非対称電流を用いたガルヴァーニ乾電池の充電装置
US5872999A (en) * 1994-10-12 1999-02-16 Sega Enterprises, Ltd. System for peripheral identification obtained by calculation and manipulation data collecting for determining communication mode and collecting data from first terminal contacts

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57194636A (en) * 1981-05-11 1982-11-30 Siemens Ag Unitary information reader between asynchronous digital circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57194636A (en) * 1981-05-11 1982-11-30 Siemens Ag Unitary information reader between asynchronous digital circuits

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11500599A (ja) * 1993-12-17 1999-01-12 ヴィスタ インターナショナル，インコーポレイテッド 非対称電流を用いたガルヴァーニ乾電池の充電装置
US5872999A (en) * 1994-10-12 1999-02-16 Sega Enterprises, Ltd. System for peripheral identification obtained by calculation and manipulation data collecting for determining communication mode and collecting data from first terminal contacts

Also Published As

Publication number Publication date
JPH049339B2 (enrdf_load_stackoverflow) 1992-02-19

Similar Documents

Publication Publication Date Title
KR900014970A (ko) 동기 회로
EP0534129B1 (en) Interface circuit for data transfer
US4289976A (en) Circuit arrangement for the transmission of digital data
JPS59140559A (ja) バツフアレジスタ
JP3035817B2 (ja) クロック再生装置
US7107474B2 (en) Data transfer unit and method
US4780896A (en) High speed digital counter slip control circuit
US4809302A (en) Clock injector circuit
JP2827517B2 (ja) 位相同期回路
JPH01243783A (ja) 入力データ同期を備えたデジタルチップ
JPH11249613A (ja) フラットディスプレイ表示装置
JPH09139730A (ja) エラステックストア
US5204885A (en) Method and device for evaluating a digital signal using a digital counter with lsb signal separately applied to both counter and register
JPS6195648A (ja) デ−タ転送方式
JPH03204251A (ja) クロック同期回路
JPH01186032A (ja) データ出力装置
JPH01166633A (ja) ビット位相同期回路
JPH04227164A (ja) 垂直同期信号分離回路
JPS61247125A (ja) 位相同期回路
JPS6411980B2 (enrdf_load_stackoverflow)
JPH05341958A (ja) データ乗換回路
JPH0119785B2 (enrdf_load_stackoverflow)
JPS63254827A (ja) デコ−ド回路
JP2000082941A (ja) 高速データラッチ回路
JPH08172427A (ja) 同期化回路