JPS59119742A - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法

Info

Publication number
JPS59119742A
JPS59119742A JP57226514A JP22651482A JPS59119742A JP S59119742 A JPS59119742 A JP S59119742A JP 57226514 A JP57226514 A JP 57226514A JP 22651482 A JP22651482 A JP 22651482A JP S59119742 A JPS59119742 A JP S59119742A
Authority
JP
Japan
Prior art keywords
layer
polycrystalline silicon
melting point
high melting
point metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57226514A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0418700B2 (enrdf_load_stackoverflow
Inventor
Ryoichi Mukai
良一 向井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57226514A priority Critical patent/JPS59119742A/ja
Publication of JPS59119742A publication Critical patent/JPS59119742A/ja
Publication of JPH0418700B2 publication Critical patent/JPH0418700B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5252Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
    • H01L23/5254Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive the change of state resulting from the use of an external beam, e.g. laser beam or ion beam
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP57226514A 1982-12-25 1982-12-25 半導体装置の製造方法 Granted JPS59119742A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57226514A JPS59119742A (ja) 1982-12-25 1982-12-25 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57226514A JPS59119742A (ja) 1982-12-25 1982-12-25 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS59119742A true JPS59119742A (ja) 1984-07-11
JPH0418700B2 JPH0418700B2 (enrdf_load_stackoverflow) 1992-03-27

Family

ID=16846315

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57226514A Granted JPS59119742A (ja) 1982-12-25 1982-12-25 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS59119742A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0418700B2 (enrdf_load_stackoverflow) 1992-03-27

Similar Documents

Publication Publication Date Title
US6410367B2 (en) Fuse for use in a semiconductor device, and semiconductor devices including the fuse
US8278155B2 (en) Reprogrammable fuse structure and method
US4853758A (en) Laser-blown links
JP3095811B2 (ja) 電気的プログラム可能な非融解型素子、該素子を含む半導体デバイス、及び該素子の形成方法
US4617723A (en) Method and device for creating an activatable conducting link in a semiconductor device
US6335228B1 (en) Method for making an anti-fuse
US4960729A (en) Integrated circuits and a method for manufacture thereof
JPH04226067A (ja) 実質的に低減したキャパシタンスを有するアンチヒューズエレメントの形成方法
TW200941690A (en) Electrical fuse structure
US3898603A (en) Integrated circuit wafers containing links that are electrically programmable without joule-heating melting, and methods of making and programming the same
EP0445317B1 (en) Semiconductor device with a fusible link and method of making a fusible link on a semiconductor substrate
CN1291791A (zh) 具有腔体的金属丝熔丝结构
US6597013B2 (en) Low current blow trim fuse
JP4621319B2 (ja) ヒューズ構造体およびその製造方法
US7425472B2 (en) Semiconductor fuses and semiconductor devices containing the same
JPS59119742A (ja) 半導体装置の製造方法
JPS59154038A (ja) 半導体装置
US6210995B1 (en) Method for manufacturing fusible links in a semiconductor device
KR100508889B1 (ko) 안티퓨즈를 생성하는 방법 및 인접한 도전영역의 선택적전기접속을 허용하기 위한 안티퓨즈
JP2719751B2 (ja) 半導体集積回路装置の製造方法
JPH0344062A (ja) 改善された可溶性リンクを有する集積回路
JPS60261154A (ja) 半導体集積回路装置の製造方法
US20070190751A1 (en) Semiconductor fuses and methods for fabricating and programming the same
JPS6084838A (ja) 半導体装置の製造方法
JPS5814567A (ja) 半導体装置及びその製造方法