JPS5897088A - 表示ram制御方式 - Google Patents
表示ram制御方式Info
- Publication number
- JPS5897088A JPS5897088A JP19657281A JP19657281A JPS5897088A JP S5897088 A JPS5897088 A JP S5897088A JP 19657281 A JP19657281 A JP 19657281A JP 19657281 A JP19657281 A JP 19657281A JP S5897088 A JPS5897088 A JP S5897088A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- display
- sent
- output
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Digital Computer Display Output (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19657281A JPS5897088A (ja) | 1981-12-07 | 1981-12-07 | 表示ram制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19657281A JPS5897088A (ja) | 1981-12-07 | 1981-12-07 | 表示ram制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5897088A true JPS5897088A (ja) | 1983-06-09 |
| JPH0334076B2 JPH0334076B2 (enExample) | 1991-05-21 |
Family
ID=16359965
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19657281A Granted JPS5897088A (ja) | 1981-12-07 | 1981-12-07 | 表示ram制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5897088A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60225194A (ja) * | 1984-04-23 | 1985-11-09 | 株式会社東芝 | 表示制御回路 |
| JPS63887A (ja) * | 1986-06-19 | 1988-01-05 | Hitachi Maxell Ltd | メモリカ−トリツジ |
-
1981
- 1981-12-07 JP JP19657281A patent/JPS5897088A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60225194A (ja) * | 1984-04-23 | 1985-11-09 | 株式会社東芝 | 表示制御回路 |
| JPS63887A (ja) * | 1986-06-19 | 1988-01-05 | Hitachi Maxell Ltd | メモリカ−トリツジ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0334076B2 (enExample) | 1991-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920015356A (ko) | 전자카메라시스템에 있어서 재생시 화면편집장치 | |
| KR880009520A (ko) | 디지탈 데이타 메모리 시스템 | |
| IE53301B1 (en) | A crt display device with a picture-rearranging circuit | |
| JPS5897088A (ja) | 表示ram制御方式 | |
| US5994920A (en) | Half-full flag generator for synchronous FIFOs | |
| JPS5818743A (ja) | フレームメモリアクセス回路 | |
| JPS5922136A (ja) | デ−タ処理回路 | |
| JP3013011B2 (ja) | バッファ回路 | |
| JPS5839358A (ja) | メモリアクセス制御方式 | |
| JPS581787B2 (ja) | ヒヨウジソウチニオケル リフレツシユメモリヨウカウンタノ ドウキセイギヨホウシキ | |
| JPH0750856B2 (ja) | 遅延回路 | |
| JP2715493B2 (ja) | 半導体メモリ装置 | |
| JPH04330490A (ja) | 画像表示装置 | |
| JPS62194797A (ja) | 多元時間スイツチ | |
| JP3105584B2 (ja) | シリアル・パラレル信号変換回路 | |
| JPS634183B2 (enExample) | ||
| JPS63211833A (ja) | フレ−ム化回路 | |
| JPS6221191A (ja) | 表示制御装置 | |
| JPS60142639A (ja) | デ−タ分離回路 | |
| JPS5850755U (ja) | 信号断検出回路 | |
| JPH02194373A (ja) | シミュレーション結果の表示方法 | |
| JPS6059385A (ja) | 画像表示装置 | |
| JPH0432592B2 (enExample) | ||
| JPS5897731A (ja) | 論理集積回路の入出力制御方式 | |
| KR930006710A (ko) | 디지탈 오디오 시스템의 램 어드레스 컨트롤장치 |