JPS5885567A - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法

Info

Publication number
JPS5885567A
JPS5885567A JP56183394A JP18339481A JPS5885567A JP S5885567 A JPS5885567 A JP S5885567A JP 56183394 A JP56183394 A JP 56183394A JP 18339481 A JP18339481 A JP 18339481A JP S5885567 A JPS5885567 A JP S5885567A
Authority
JP
Japan
Prior art keywords
mask
layer
etching
electrode
wiring pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56183394A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6257265B2 (enrdf_load_stackoverflow
Inventor
Koichiro Kotani
小谷 紘一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56183394A priority Critical patent/JPS5885567A/ja
Publication of JPS5885567A publication Critical patent/JPS5885567A/ja
Publication of JPS6257265B2 publication Critical patent/JPS6257265B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/80FETs having rectifying junction gate electrodes

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Drying Of Semiconductors (AREA)
  • Junction Field-Effect Transistors (AREA)
JP56183394A 1981-11-16 1981-11-16 半導体装置の製造方法 Granted JPS5885567A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56183394A JPS5885567A (ja) 1981-11-16 1981-11-16 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56183394A JPS5885567A (ja) 1981-11-16 1981-11-16 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5885567A true JPS5885567A (ja) 1983-05-21
JPS6257265B2 JPS6257265B2 (enrdf_load_stackoverflow) 1987-11-30

Family

ID=16135003

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56183394A Granted JPS5885567A (ja) 1981-11-16 1981-11-16 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5885567A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53125777A (en) * 1977-04-08 1978-11-02 Nec Corp Manufacture for field effect transistor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53125777A (en) * 1977-04-08 1978-11-02 Nec Corp Manufacture for field effect transistor

Also Published As

Publication number Publication date
JPS6257265B2 (enrdf_load_stackoverflow) 1987-11-30

Similar Documents

Publication Publication Date Title
KR920004226B1 (ko) 반도체장치의 제조방법
JPH02203552A (ja) 半導体素子の製造方法
JPS6144470A (ja) 集積回路チップにおける金属充填方法
US4923823A (en) Method of fabricating a self aligned semiconductor device
JPS5856268B2 (ja) 半導体装置の製造方法
GB2040564A (en) Method of fabricating MOSFETs
JPS5885567A (ja) 半導体装置の製造方法
US5136361A (en) Stratified interconnect structure for integrated circuits
EP0120918B1 (en) An aluminum-metal silicide interconnect structure for integrated circuits and method of manufacture thereof
JPS60193333A (ja) 半導体装置の製造方法
JPS63131577A (ja) 半導体装置およびその製造方法
JPS6340374A (ja) Mos型半導体装置およびその製造方法
KR100191710B1 (ko) 반도체 소자의 금속 배선 방법
JPS58116751A (ja) 半導体装置の製造方法
JPS5885569A (ja) 半導体装置の製造方法
JPH02302034A (ja) 半導体装置の製造方法
KR960010735B1 (ko) 롬의 구조 및 제조방법
JPS5835976A (ja) 絶縁ゲ−ト型電界効果半導体装置及びその製造方法
JPS5832434A (ja) 半導体装置の製造方法
US5565381A (en) Method of removing sharp edges in a dielectric coating located above a semiconductor substrate and a semiconductor device formed by this method
JPS60785B2 (ja) Mos型半導体装置の製造方法
JPS59181645A (ja) 半導体装置の製造方法
JPS5867069A (ja) 半導体装置の製造方法
JPS6092623A (ja) 半導体装置の製造方法
JPS60211875A (ja) 電界効果トランジスタの製法