JPS5883433A - 論理レベル検出器 - Google Patents
論理レベル検出器Info
- Publication number
- JPS5883433A JPS5883433A JP57191745A JP19174582A JPS5883433A JP S5883433 A JPS5883433 A JP S5883433A JP 57191745 A JP57191745 A JP 57191745A JP 19174582 A JP19174582 A JP 19174582A JP S5883433 A JPS5883433 A JP S5883433A
- Authority
- JP
- Japan
- Prior art keywords
- data
- signal
- state
- test
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 claims abstract description 96
- 238000001514 detection method Methods 0.000 claims abstract description 9
- 230000008859 change Effects 0.000 abstract description 5
- 230000007704 transition Effects 0.000 description 49
- 238000010586 diagram Methods 0.000 description 14
- 238000000034 method Methods 0.000 description 14
- 238000005259 measurement Methods 0.000 description 11
- 230000003111 delayed effect Effects 0.000 description 8
- 230000002950 deficient Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 239000000523 sample Substances 0.000 description 4
- 230000001934 delay Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000001960 triggered effect Effects 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
- G01R19/16533—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application
- G01R19/16557—Logic probes, i.e. circuits indicating logic state (high, low, O)
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US31852981A | 1981-11-05 | 1981-11-05 | |
| US318529 | 1981-11-05 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5883433A true JPS5883433A (ja) | 1983-05-19 |
| JPH0231895B2 JPH0231895B2 (enrdf_load_stackoverflow) | 1990-07-17 |
Family
ID=23238562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57191745A Granted JPS5883433A (ja) | 1981-11-05 | 1982-10-29 | 論理レベル検出器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5883433A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GR880100153A (el) * | 1987-03-11 | 1989-01-31 | Grumman Aerospace Corp | Δοκιμαστης κυκλωματος τριων καταστασεων |
-
1982
- 1982-10-29 JP JP57191745A patent/JPS5883433A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GR880100153A (el) * | 1987-03-11 | 1989-01-31 | Grumman Aerospace Corp | Δοκιμαστης κυκλωματος τριων καταστασεων |
| EP0317578A4 (en) * | 1987-03-11 | 1989-10-24 | Grumman Aerospace Corp | THREE-LEVEL SWITCH TEST DEVICE. |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0231895B2 (enrdf_load_stackoverflow) | 1990-07-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4495621A (en) | Glitch detecting and measuring apparatus | |
| JPH04320982A (ja) | 半導体電子回路 | |
| JPH0954140A (ja) | 半導体集積回路のテスト方法および装置 | |
| US4603292A (en) | Frequency and time measurement circuit | |
| US6784819B2 (en) | Measuring skew between digitizer channels using fourier transform | |
| JP3030642B2 (ja) | 検出回路 | |
| JPH027530B2 (enrdf_load_stackoverflow) | ||
| US4613777A (en) | Binary signal comparator using two d flip-flops for precise triggering | |
| US4799023A (en) | Circuits and apparatus which enable elimination of setup time and hold time testing errors | |
| JPS5883433A (ja) | 論理レベル検出器 | |
| US5471136A (en) | Test system for calculating the propagation delays in signal paths leading to a plurality of pins associated with a circuit | |
| US4423337A (en) | Gate circuit for a universal counter | |
| JPH04274100A (ja) | テスト回路内蔵のメモリーlsi | |
| US3668522A (en) | Method and apparatus for characterizing test elements on the basis of rise-time degradation | |
| US6295621B1 (en) | Apparatus for detecting output bond integrity in a display driver circuit | |
| US8008935B1 (en) | Tester and a method for testing an integrated circuit | |
| US3531727A (en) | Sampling rate selector | |
| JP2571082B2 (ja) | 伝送線路長測定装置 | |
| JPH0673227B2 (ja) | 磁気デイスク特性測定装置 | |
| SU1580283A1 (ru) | Цифровой омметр | |
| JPH026027B2 (enrdf_load_stackoverflow) | ||
| JPH04109733A (ja) | 出力回路 | |
| JPH11142489A (ja) | Lsi検査方法 | |
| JPH04282474A (ja) | クロックレベル判定装置 | |
| JP3698269B2 (ja) | Lsiのディレイ測定方法 |