JPS5880742A - マイクロプログラム制御方式 - Google Patents
マイクロプログラム制御方式Info
- Publication number
- JPS5880742A JPS5880742A JP17937281A JP17937281A JPS5880742A JP S5880742 A JPS5880742 A JP S5880742A JP 17937281 A JP17937281 A JP 17937281A JP 17937281 A JP17937281 A JP 17937281A JP S5880742 A JPS5880742 A JP S5880742A
- Authority
- JP
- Japan
- Prior art keywords
- microprogram
- register
- memory
- external inputs
- arithmetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17937281A JPS5880742A (ja) | 1981-11-09 | 1981-11-09 | マイクロプログラム制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17937281A JPS5880742A (ja) | 1981-11-09 | 1981-11-09 | マイクロプログラム制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5880742A true JPS5880742A (ja) | 1983-05-14 |
| JPS6230650B2 JPS6230650B2 (enExample) | 1987-07-03 |
Family
ID=16064695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17937281A Granted JPS5880742A (ja) | 1981-11-09 | 1981-11-09 | マイクロプログラム制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5880742A (enExample) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5533236A (en) * | 1978-08-30 | 1980-03-08 | Toshiba Corp | Parameter control system |
| JPS5592950A (en) * | 1978-12-30 | 1980-07-14 | Ricoh Co Ltd | Interruption control system |
-
1981
- 1981-11-09 JP JP17937281A patent/JPS5880742A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5533236A (en) * | 1978-08-30 | 1980-03-08 | Toshiba Corp | Parameter control system |
| JPS5592950A (en) * | 1978-12-30 | 1980-07-14 | Ricoh Co Ltd | Interruption control system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6230650B2 (enExample) | 1987-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0155211A2 (en) | System for by-pass control in pipeline operation of computer | |
| US3599176A (en) | Microprogrammed data processing system utilizing improved storage addressing means | |
| JPH0552968B2 (enExample) | ||
| JPS6188346A (ja) | デジタルデバイスの動作監視装置 | |
| JPS60168244A (ja) | ブレ−ク点回路 | |
| JPS60175152A (ja) | 浮動小数点加速プロセツサの自己試験のための方法及び装置 | |
| US3706077A (en) | Multiprocessor type information processing system with control table usage indicator | |
| US3707703A (en) | Microprogram-controlled data processing system capable of checking internal condition thereof | |
| CA1182579A (en) | Bus sourcing and shifter control of a central processing unit | |
| CA2060137C (en) | Circuit for executing conditional branch instructions in pipeline process | |
| US3618042A (en) | Error detection and instruction reexecution device in a data-processing apparatus | |
| JPS60159951A (ja) | 情報処理装置におけるトレ−ス方式 | |
| US12147325B2 (en) | Diagnostic data capture | |
| US3363236A (en) | Digital computer having linked test operation | |
| JPS6230650B2 (enExample) | ||
| DE3856049T2 (de) | Gerät und Verfahren zur Signalisierung eines dateninduzierten Zustandes | |
| JPH0427572B2 (enExample) | ||
| GB1264066A (enExample) | ||
| JPS60122426A (ja) | 書込みデ−タチエック方式 | |
| JPH01125633A (ja) | マルチプロセッサシステムのデバッグ法 | |
| SU1425687A1 (ru) | Устройство дл отладки программ | |
| JPS62166445A (ja) | デバツグ支援装置 | |
| JPS62245439A (ja) | シンボリツク処理システムおよび方法 | |
| JPS60193046A (ja) | 命令例外検出方式 | |
| JPS62198942A (ja) | デ−タ処理システムの実行履歴トレ−ス方式 |