JPS5877047U - semiconductor equipment - Google Patents
semiconductor equipmentInfo
- Publication number
- JPS5877047U JPS5877047U JP1981170820U JP17082081U JPS5877047U JP S5877047 U JPS5877047 U JP S5877047U JP 1981170820 U JP1981170820 U JP 1981170820U JP 17082081 U JP17082081 U JP 17082081U JP S5877047 U JPS5877047 U JP S5877047U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor equipment
- semiconductor device
- space
- view
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16151—Cap comprising an aperture, e.g. for pressure control, encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図はキャップ体を封止する前の状態の積層型セラミ
ックパッケージの斜視図、第2図はセラミック板の積層
状態を示す斜視図、第3図は半導体装置の断面図、第4
図以降は実施例を示し、第4図はセラミック板の積層状
態を示す斜視図、第5図は1実施例の半導体装置の断面
図、第6図は他の実施例の半導体装置の断面図である。
1a’〜1d′・・・第1層〜第4層のセラミック板、
14a、 14b−14m−・・配線パターン、14a
’ 、 14b’・・・14m′・・・ポンディング
パッド、16a、 16b・・・セラミック板の透孔
(空間)。Fig. 1 is a perspective view of the laminated ceramic package before the cap body is sealed, Fig. 2 is a perspective view showing the laminated state of ceramic plates, Fig. 3 is a sectional view of the semiconductor device, and Fig. 4
Embodiments are shown in the following figures: FIG. 4 is a perspective view showing a stacked state of ceramic plates, FIG. 5 is a sectional view of a semiconductor device of one embodiment, and FIG. 6 is a sectional view of a semiconductor device of another embodiment. It is. 1a' to 1d'...first to fourth layer ceramic plates,
14a, 14b-14m--Wiring pattern, 14a
', 14b'...14m'...Ponding pad, 16a, 16b...Through hole (space) in the ceramic plate.
Claims (1)
た半導体素子の電極に1端を接続したボンディングワイ
ヤの他端をボンデ、イングパツドに接続して外部リード
に導出する半導体装置において、ポンディングパッドが
空間の側面に設けられていることを特徴とする半導体装
置。In a semiconductor device, one end of a bonding wire is connected to an electrode of a semiconductor element attached to the bottom surface of a space inside a multilayer ceramic package, and the other end is connected to a bonding pad, and the other end is connected to an external lead. A semiconductor device characterized in that it is provided on the side of a space.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1981170820U JPS5877047U (en) | 1981-11-18 | 1981-11-18 | semiconductor equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1981170820U JPS5877047U (en) | 1981-11-18 | 1981-11-18 | semiconductor equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5877047U true JPS5877047U (en) | 1983-05-24 |
Family
ID=29962766
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1981170820U Pending JPS5877047U (en) | 1981-11-18 | 1981-11-18 | semiconductor equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5877047U (en) |
-
1981
- 1981-11-18 JP JP1981170820U patent/JPS5877047U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5877047U (en) | semiconductor equipment | |
JPS60163751U (en) | semiconductor equipment | |
JPS614430U (en) | semiconductor equipment | |
JPS6120051U (en) | Semiconductor device envelope | |
JPS619840U (en) | Resin-encapsulated semiconductor device | |
JPS5842940U (en) | Hybrid integrated circuit device | |
JPS63187330U (en) | ||
JPS59104535U (en) | semiconductor equipment | |
JPS609226U (en) | Package for semiconductor mounting | |
JPS58187148U (en) | Semiconductor encapsulation structure | |
JPS58191645U (en) | Semiconductor device package | |
JPS58195443U (en) | semiconductor equipment | |
JPS5849442U (en) | Package for electronic devices | |
JPS59145047U (en) | semiconductor equipment | |
JPS596843U (en) | semiconductor equipment | |
JPS5885358U (en) | semiconductor package | |
JPS5999498U (en) | Taping structure of semiconductor device | |
JPS58142941U (en) | IC package | |
JPS5850947U (en) | thermal recording head | |
JPS59176154U (en) | Hybrid integrated circuit device | |
JPS58131632U (en) | semiconductor equipment | |
JPS5852699U (en) | Substrate for magnetic bubble memory module | |
JPS58184840U (en) | semiconductor equipment | |
JPS60133640U (en) | Hollow package for semiconductor devices | |
JPS5945928U (en) | semiconductor equipment |