JPS5866439U - Integrated output management device for input/output devices in a multi-system - Google Patents
Integrated output management device for input/output devices in a multi-systemInfo
- Publication number
- JPS5866439U JPS5866439U JP16098981U JP16098981U JPS5866439U JP S5866439 U JPS5866439 U JP S5866439U JP 16098981 U JP16098981 U JP 16098981U JP 16098981 U JP16098981 U JP 16098981U JP S5866439 U JPS5866439 U JP S5866439U
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- cpu
- management device
- output devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案のオンライン、リアルタイム処理、マル
チCPUシステム機器構成のブロック図、第2図は本考
案の出力要求発生時の自他系I10出カプログラム起動
フロー図である。FIG. 1 is a block diagram of the online, real-time processing, multi-CPU system equipment configuration of the present invention, and FIG. 2 is a flowchart of starting the self-other system I10 output program when an output request occurs according to the present invention.
Claims (1)
で、個゛々の前記cpuが、独自に出力装置をもち、そ
の出力情報の即時バックアップ制御が要求されるマルチ
システムにおいて、個々の前記CPUに独自に接続出力
入出力装置(以下l10)の障害検出装置と、前記全C
PUからリード・ライト可能な出力情報の記憶装置と障
害情報の記憶装置を設け、各々の前記cpuには出力装
置判断装置を設け、前記cpuへの接続I10が障害時
は他系CPUへ出力を依頼する手段を設けたことを特徴
とするマルチシステムにおける入出力装置の出カ一括管
理装置。In a multi-system with two or more central processing units (CPUs), each of which has its own output device, and where immediate backup control of the output information is required, each CPU has its own output device. A failure detection device for the connection output input/output device (hereinafter referred to as l10) and all the above C
A storage device for output information and a storage device for failure information that can be read and written from the PU are provided, each of the CPUs is provided with an output device determination device, and when the connection I10 to the CPU has a failure, the output is sent to the CPU of another system. A device for collectively managing outputs of input/output devices in a multi-system, characterized in that a means for making a request is provided.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16098981U JPS5866439U (en) | 1981-10-30 | 1981-10-30 | Integrated output management device for input/output devices in a multi-system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16098981U JPS5866439U (en) | 1981-10-30 | 1981-10-30 | Integrated output management device for input/output devices in a multi-system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5866439U true JPS5866439U (en) | 1983-05-06 |
Family
ID=29953374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16098981U Pending JPS5866439U (en) | 1981-10-30 | 1981-10-30 | Integrated output management device for input/output devices in a multi-system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5866439U (en) |
-
1981
- 1981-10-30 JP JP16098981U patent/JPS5866439U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS59192740U (en) | computer equipment | |
JPS5866439U (en) | Integrated output management device for input/output devices in a multi-system | |
JPS605539U (en) | Multiprocessor communication device | |
JPS5851364U (en) | Master-slave switching device for dual system | |
JPS62127962A (en) | Microcomputer | |
JPS6071956U (en) | Multi-CPU system with version check function | |
JPS616754A (en) | Direct memory access transfer system | |
JPS5836453U (en) | Mechanism for effective utilization of program operation memory in multi-computer systems | |
JPS58179547U (en) | Backup device in computer multiplexing system | |
JPS5897666U (en) | Mutual monitoring device for multiple computer systems | |
JPS60100849U (en) | Check circuit of data processing equipment | |
JPS58101249U (en) | data access processing device | |
JPS59108942U (en) | Computer system self-diagnosis device | |
JPS59147236U (en) | Interface control device | |
JPS5992929U (en) | Memory monitoring device for DMA device | |
JPS5921693U (en) | Loom monitoring method | |
JPS5920334U (en) | microcomputer | |
JPS58187843U (en) | Computer program security device | |
JPS60117654U (en) | Simulator for power system operation training | |
JPS58174744U (en) | Communication line transmission amount control method using load factor transmission | |
JPS6035290U (en) | Calendar-clock system bus coupling device | |
JPS60153346U (en) | cache memory | |
JPS5984628U (en) | Peripheral control system | |
JPS5832543U (en) | shared storage | |
JPS59107800U (en) | Computer system function check device |