JPS586595A - 記憶装置制御方式 - Google Patents
記憶装置制御方式Info
- Publication number
- JPS586595A JPS586595A JP56102933A JP10293381A JPS586595A JP S586595 A JPS586595 A JP S586595A JP 56102933 A JP56102933 A JP 56102933A JP 10293381 A JP10293381 A JP 10293381A JP S586595 A JPS586595 A JP S586595A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- storage device
- central processing
- processing unit
- error
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56102933A JPS586595A (ja) | 1981-06-30 | 1981-06-30 | 記憶装置制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56102933A JPS586595A (ja) | 1981-06-30 | 1981-06-30 | 記憶装置制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS586595A true JPS586595A (ja) | 1983-01-14 |
JPS6131498B2 JPS6131498B2 (enrdf_load_stackoverflow) | 1986-07-21 |
Family
ID=14340638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56102933A Granted JPS586595A (ja) | 1981-06-30 | 1981-06-30 | 記憶装置制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS586595A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07325762A (ja) * | 1994-06-02 | 1995-12-12 | Nec Corp | 冗長メモリの制御方式 |
-
1981
- 1981-06-30 JP JP56102933A patent/JPS586595A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07325762A (ja) * | 1994-06-02 | 1995-12-12 | Nec Corp | 冗長メモリの制御方式 |
Also Published As
Publication number | Publication date |
---|---|
JPS6131498B2 (enrdf_load_stackoverflow) | 1986-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4456993A (en) | Data processing system with error processing apparatus and error processing method | |
KR100444537B1 (ko) | 데이타처리장치 | |
KR920010931B1 (ko) | 시스템 투명성을 변경시키는 기능을 갖는 메모리 리프레시 회로 | |
US4292674A (en) | One word buffer memory system | |
JP2005044341A (ja) | 書き込み防止可能なバッファメモリを有するメモリ装置及びそれを含む情報処理システム | |
JPS586595A (ja) | 記憶装置制御方式 | |
US4985826A (en) | Method and device to execute two instruction sequences in an order determined in advance | |
IE61306B1 (en) | Method and device to execute two instruction sequences in an order determined in advance | |
CN114327005B (zh) | 芯片的复位管理方法及模块和Flash复位装置及芯片结构 | |
US20020141263A1 (en) | Semiconductor memory | |
US3997872A (en) | Synchronizer circuit | |
JPS593524A (ja) | リセツト動作制御方式 | |
EP0596144A1 (en) | Hierarchical memory system for microcode and means for correcting errors in the microcode | |
JPS5823680B2 (ja) | 記憶装置制御方式 | |
JP3028567B2 (ja) | Eeprom内蔵マイクロコンピュータ | |
JPH0143392B2 (enrdf_load_stackoverflow) | ||
JP2809752B2 (ja) | メモリアクセス回路 | |
SU1441374A1 (ru) | Устройство дл вывода информации | |
JPS6027049B2 (ja) | 論理動作追跡装置 | |
FI86922B (fi) | Foerfarande och anordning foer kontrollering av inskrivning i ett minne. | |
JPS5836440B2 (ja) | 記憶装置制御方式 | |
JPS6120077B2 (enrdf_load_stackoverflow) | ||
KR870000117B1 (ko) | 액세스 제어 처리방식 | |
JPS58501606A (ja) | 1ビットメモリ読出エラ−を検出,訂正および記録するための装置 | |
JPS61112267A (ja) | I/oアダプタ |