JPS5864849A - 符号伝送装置 - Google Patents

符号伝送装置

Info

Publication number
JPS5864849A
JPS5864849A JP56163880A JP16388081A JPS5864849A JP S5864849 A JPS5864849 A JP S5864849A JP 56163880 A JP56163880 A JP 56163880A JP 16388081 A JP16388081 A JP 16388081A JP S5864849 A JPS5864849 A JP S5864849A
Authority
JP
Japan
Prior art keywords
signal
code
period
bit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56163880A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0137890B2 (enrdf_load_stackoverflow
Inventor
Tadayoshi Kitayama
北山　忠義
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56163880A priority Critical patent/JPS5864849A/ja
Publication of JPS5864849A publication Critical patent/JPS5864849A/ja
Publication of JPH0137890B2 publication Critical patent/JPH0137890B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56163880A 1981-10-14 1981-10-14 符号伝送装置 Granted JPS5864849A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56163880A JPS5864849A (ja) 1981-10-14 1981-10-14 符号伝送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56163880A JPS5864849A (ja) 1981-10-14 1981-10-14 符号伝送装置

Publications (2)

Publication Number Publication Date
JPS5864849A true JPS5864849A (ja) 1983-04-18
JPH0137890B2 JPH0137890B2 (enrdf_load_stackoverflow) 1989-08-10

Family

ID=15782538

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56163880A Granted JPS5864849A (ja) 1981-10-14 1981-10-14 符号伝送装置

Country Status (1)

Country Link
JP (1) JPS5864849A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014140123A (ja) * 2013-01-21 2014-07-31 Hitachi Ltd メタステーブル防止型同期化回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014140123A (ja) * 2013-01-21 2014-07-31 Hitachi Ltd メタステーブル防止型同期化回路

Also Published As

Publication number Publication date
JPH0137890B2 (enrdf_load_stackoverflow) 1989-08-10

Similar Documents

Publication Publication Date Title
US4392226A (en) Multiple source clock encoded communications error detection circuit
US3980825A (en) System for the transmission of split-phase Manchester coded bivalent information signals
US4292626A (en) Manchester decoder
US3902161A (en) Digital synchronizer system for remotely synchronizing operation of multiple energy sources and the like
US4325053A (en) Method and a circuit for decoding a C.M.I. encoded binary signal
US4355398A (en) Real time clock recovery circuit
JPH0314251B2 (enrdf_load_stackoverflow)
JPH059975B2 (enrdf_load_stackoverflow)
JPS5864849A (ja) 符号伝送装置
US3505644A (en) Methods of conditioning binary information signals for transmission
GB2147477A (en) Data transmitter, data receiver and data transmission system
US3372375A (en) Error detection system
JPS61239740A (ja) 同期信号検出装置
US3488600A (en) Digital demodulator network
JPH0141056B2 (enrdf_load_stackoverflow)
JPS6364931B2 (enrdf_load_stackoverflow)
JPS6037857A (ja) Ｆｍ伝送方式
JPS6016147B2 (ja) パルス伝送方式
KR100257372B1 (ko) 디퍼런셜 코드를 이용한 신호복원회로
JPS5954344A (ja) タイミング再生装置
JPH0563528A (ja) 波形歪補正装置
JPS6268336A (ja) Ｃｍｉ符号デコ−ド回路
JPS62130037A (ja) クロツク位相選択方法及びその装置
JPS6075152A (ja) Ｃｍｉ受信器
JPS60176331A (ja) 符号器および復号器