JPS5864542A - State change detection system - Google Patents

State change detection system

Info

Publication number
JPS5864542A
JPS5864542A JP16270581A JP16270581A JPS5864542A JP S5864542 A JPS5864542 A JP S5864542A JP 16270581 A JP16270581 A JP 16270581A JP 16270581 A JP16270581 A JP 16270581A JP S5864542 A JPS5864542 A JP S5864542A
Authority
JP
Japan
Prior art keywords
state change
signal
detection
circuit
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16270581A
Other languages
Japanese (ja)
Inventor
Masahiro Tamura
正博 田村
Katsufumi Higashida
東田 克文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Facom Corp
Original Assignee
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Facom Corp filed Critical Fuji Facom Corp
Priority to JP16270581A priority Critical patent/JPS5864542A/en
Publication of JPS5864542A publication Critical patent/JPS5864542A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Feedback Control In General (AREA)

Abstract

PURPOSE:To detect rapidly and to reduce a load on software, by adding a fall detecting one-shot circuit to the output side of an OR circuit, and making a comparison with data preceding to reading once a successive state change ends. CONSTITUTION:The output of a process 1 is applied to the rise detecting one- shot circuits 3 and 5, and fall detecting one-shot circuits 4 and 6 of a state change detecting circuit II, and they outputs pulse signals as rise detectng signals and fall detecting signals, which are ORed by OR circuits 7 and 8 respectively. The outputs of those circuits 7 and 8 are applied to fall detecting one- shot circuits 9 and 10, which output fall state change detecting signals. Those detecting signals are supplied to the interruption input device of a computer controller III, and a previous state signal is applied to the digital input device of the device III; when a successive state change ends, a comparison with data before reading is made to realize speedy detection and a reduced load on software.

Description

【発明の詳細な説明】 この発明は状態変化検出方式に係り、特に計算機制御シ
ステムにおける入力信号の状態変化検出方式に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a state change detection method, and more particularly to a state change detection method for an input signal in a computer control system.

この種の状態変化検出方式においては、状態変化が確実
に速かに検出できることが望ましい。
In this type of state change detection method, it is desirable that state changes can be detected quickly and reliably.

計算制御装置においてプロセスよりの多数の入力信号の
状態変化を検出する際、全点を害11込入方テバイスヘ
人力する、つまり全部の信号線に対し割込み線を使えれ
ば、ある信号線に状態変化が起ればそれに対する割り込
みが働いて、その変化にえ↑する処理がすぐ行えるから
よいが、一般に計算制御装置における割り込み点数に限
りがあるので、それは不可能である。
When detecting state changes of a large number of input signals from a process in a computer control device, if all points are manually input to the input device, that is, if interrupt lines can be used for all signal lines, it is possible to detect state changes on a certain signal line. This is good because if a change occurs, an interrupt will be activated and the process to change up or down can be performed immediately, but this is generally not possible because the number of interrupt points in a computer control device is limited.

そのため入力信号の状態変化検出信号のオγ(論理和)
をとり、割込入力デバイスに入力し、その際変化した割
込みが働くが、それだけではどれが変化したかわからな
いので、プログラム内においてそれとは別に状態信号を
ディジタル入力デバイスに入力し、そこでどれが変化し
たかをみつけるもので、状態変化検出信号受信時ソフト
ウェアにて状態信号を読み込み以f+tlのデータと比
較し、状態変化を生じた入力を検出している。
Therefore, the Oγ (logical sum) of the state change detection signal of the input signal
, and input it to the interrupt input device, and the interrupt that changed at that time works, but since it is not possible to tell which one has changed by itself, separately input the status signal to the digital input device in the program, and then check which one has changed. When the state change detection signal is received, the software reads the state signal and compares it with the data from f+tl to detect the input that caused the state change.

この種の状態変化検出方式としては、オフ1図のような
回路ブロック図の構成が知られている。
As this type of state change detection method, a circuit block diagram configuration as shown in FIG. 1 is known.

米1図において1はプロセス、■は状態変化検出回路、
Iは計算制御装置とし、1,2は入力信号、6,5は立
上り検出ワンショット回路、4゜6は立下り検出ワンシ
ョット回路、7,8はオア回路である。 金入力信号1
と2を大々立上り検出ワンショット回路3と5及び立下
り検出ワンショット回路4と6にてパルス信号とし、こ
れら立上り検出信号どうしと立下り検出信号どうしをオ
ア回路7.8にいれてオア出力をとり、夫々状態変化検
出回路11の立上り状態変化検出信号、立下り状態変化
検出信号として計算制御装置■の割込人力デバイスに送
出している。 又米2図における波形A、Dの信号は、
状態信号として計算制御装置■のディジタル入力デバイ
スに送出している。
In Figure 1, 1 is the process, ■ is the state change detection circuit,
I is a calculation control device, 1 and 2 are input signals, 6 and 5 are rising detection one-shot circuits, 4.6 are falling detection one-shot circuits, and 7 and 8 are OR circuits. Gold input signal 1
and 2 are made into pulse signals by large rising detection one-shot circuits 3 and 5 and falling detection one-shot circuits 4 and 6, and these rising detection signals and falling detection signals are put into OR circuit 7.8 and ORed. The outputs are taken and sent to the interrupt human-powered device of the calculation control device (2) as a rising state change detection signal and a falling state change detection signal of the state change detection circuit 11, respectively. Also, the signals of waveforms A and D in Fig. 2 are as follows:
It is sent as a status signal to the digital input device of the calculation control unit (2).

計算制御装置■は1割込入力受信後ソフトウェアにて状
態信号を読込み以前のデータと比較し、状態変化を生じ
た入力信七を検出している。
After receiving the first interrupt input, the calculation control device (2) uses software to read the status signal and compare it with previous data to detect the input signal that caused the status change.

272図は矛1図の夫々の部分の信号波形線図で状態変
化が1点の時(左側)と2点重なった時(右側)とを示
している。
Figure 272 is a signal waveform diagram for each part of Figure 1, and shows when the state change is at one point (on the left) and when two points overlap (on the right).

米2図でA、Dは人力信号1,2の波形で、B、Cは波
形Aの立上り、立下りパルス、Fは波形りの立上り、立
下りパルスであって、G、Hは大々波形BとE、cとF
のオアをとった出力パルスで0とHか計算機側で割込み
人力信号として入る。
In Figure 2, A and D are the waveforms of human input signals 1 and 2, B and C are the rising and falling pulses of waveform A, F are the rising and falling pulses of the waveform, and G and H are the waveforms. Waveforms B and E, c and F
The output pulse obtained by ORing 0 and H is input as an interrupt manual signal on the computer side.

この方式においては、状態変化が1点の信号で起った場
合計算制御装置■は、米2図の信号C)の立上りAA点
にて状態変化検出信号を受信して、A、B点にて状態信
号A、Dを読込み以前のデータと比較して状態変化を生
じた信号を検出している。
In this method, when a state change occurs at a signal at one point, the calculation control device (2) receives a state change detection signal at the rising edge of signal C) at point AA in Figure 2, and sends it to points A and B. The state signals A and D are compared with the data before reading to detect a signal that has changed state.

しかしながら、状態変化が矛2図右側のように2点又は
それ以上の信号で重なって起った場合、計算制御装置1
は信号Aの立上り検出による信号aの立上りAO点にて
状態変化検出信号を受信し、AD点にて状態信号A、D
を読込み以前のデータと比較して状態変化を生じた信号
を検出する。
However, if a state change occurs at two or more signals overlapping as shown on the right side of Figure 2, the calculation control device
receives a state change detection signal at point AO when signal a rises by detecting the rise of signal A, and detects state change detection signal A and D at point AD.
is read and compared with previous data to detect signals that have changed state.

そのためこの場合は状態変化を検出できる信号はAのみ
である。
Therefore, in this case, the only signal that can detect a state change is A.

そのため計算制御装置■においては、一定時間後(〜定
時間)状態変化が重なる可能性がある点数×パルス幅t
)のA点のタイミングにて信号A。
Therefore, in the calculation control device
) at the timing of point A.

Dを読込み以前のデータと比較し、状態変化を生じた信
号の検出を行なう必要がある。
It is necessary to compare D with the data before reading and detect a signal that has changed state.

つまり状態変化が重なった場合は最初の1回で先の状態
変化したものだけみつかるため、もう少し時間をためた
ところで、もう1回状態変化をみつけていた。 もつと
も状態変化が重なっているかどうかは結果としてわかる
から重ならない場合も2回実行することとなる。
In other words, if state changes overlap, only the state change that occurred in the first one will be found, so if you wait a little longer, you will find another state change. Of course, you can tell from the result whether or not the state changes overlap, so even if they do not overlap, the process will be executed twice.

従って状態変化検出後一定時間状態信号の読込み及び以
前のデータと比較ができないという欠点並びに一定時間
を計測するためそれだけソフトウェアを余分に増加させ
るという欠点があった。
Therefore, there are disadvantages in that the state signal cannot be read and compared with previous data for a certain period of time after a state change is detected, and that additional software is required to measure a certain period of time.

この発明では、このような点を考慮して、一連の状態変
化が完了した時虞で読込み以前のデータ 5 − との比較を行うことを可能として速かな検出とソフトウ
ェアの負荷を軽減する状態変化検出方式を提供するもの
である。
In this invention, in consideration of these points, when a series of state changes is completed, it is possible to perform a comparison with the data before reading, thereby quickly detecting a state change and reducing the software load. This provides a detection method.

牙6図は、この発明の実施例を示す回路ブロック図で、
朱1図相当部分は同一符号で示すと、ル1図で示す従来
の回路のオア回路7,8の出力側に立下り検出ワンショ
ット回路9,10を付加したものである。 又矛2図同
様に米4図はオフ3図の大々の部分の信号波形線図で状
態変化が1点の場合(左側)と2点重なった場合(右側
)とを示している。 オフ4図で、ア、工は入力信号波
形。
Figure 6 is a circuit block diagram showing an embodiment of the present invention.
The parts corresponding to Figure 1 are indicated by the same reference numerals, and are obtained by adding falling detection one-shot circuits 9 and 10 to the output sides of OR circuits 7 and 8 of the conventional circuit shown in Figure 1. Similarly to Figure 2, Figure 4 is a signal waveform diagram for a large portion of Figure 3, showing the case where the state change is at one point (on the left) and the case where two points overlap (on the right). In Figure 4, A and D are the input signal waveforms.

イ、つは波形アの立上り、立下りパルス、オ、力は波形
工の立上り、立下りパルス、キ、ケは波形イとオ、つと
力のオアをとった出力パルス、り。
A, are the rising and falling pulses of waveform A, O, and force are the rising and falling pulses of the waveform generator, K, and KE are the output pulses obtained by ORing waveforms A, O, and force.

コは波形キ、ケを立下り検出ワンショット回路9゜10
を弁した出力(立上り、立下り状態変化検出信号)とな
り、計算制御装置111の割込み入力デバイスに送出し
ている。
This is a one-shot circuit for detecting falling waveforms.9゜10
The signal becomes an output (rising/falling state change detection signal) and is sent to the interrupt input device of the calculation control unit 111.

又波形ア、工の信号は状態信号として計算制御装−6= ff1Iのディジタル入力デバイスに送出している。In addition, the signals of waveforms A and D are used as status signals by the calculation control device -6= It is sent to the ff1I digital input device.

このような回路構成にお1いては、入力信号1と2を立
上り検出ワンショット回路3と5及び立下り検出ワンシ
ョット回路4と6にて、夫々パルス信号にし、これら立
上り検出信号どうしと立下り検出信号どうしをオア回路
7と8にて信号のオアをとり、さらに立下り検出ワンシ
ョット回路9と10を経て、計算制御装置の割込入力デ
バイスに送出している。
In such a circuit configuration 1, input signals 1 and 2 are converted into pulse signals by rising detection one-shot circuits 3 and 5 and falling detection one-shot circuits 4 and 6, respectively, and these rising detection signals are The OR circuits 7 and 8 perform an OR operation on the falling detection signals, and the signals are sent to the interrupt input device of the calculation control unit via the falling detection one-shot circuits 9 and 10.

従ってこの場合は、計算制御装置は状態変化検出信号を
受信後一定時間を計測することなく、即ソフトウェアに
て状態信号を読込み、以前のデータと比較し状態変化を
生じた入力信号を検出している。
Therefore, in this case, the calculation control device does not measure a certain period of time after receiving the state change detection signal, but immediately reads the state signal using software, compares it with previous data, and detects the input signal that caused the state change. There is.

これに更に説明を加えると、この方式において状態変化
が1点の信号で起った場合、矛4図左側の場合に示すよ
うに計算制御装置は、信号りの立上りBA点にて状態変
化検出信号を受信してBE点にて状態信号ア、工を読込
み以前のデータと比較し、状態変化を生じた信号を検出
している。
To explain this further, in this method, when a state change occurs at a signal at one point, the calculation control device detects the state change at the rising point BA of the signal, as shown in the case on the left side of Figure 4. After receiving the signal, the state signals A and D are read at the BE point and compared with previous data to detect a signal that has changed state.

又状態変化が2.壱以上の信号で貞なって起った場合計
算制御装置■は信号りの立上りBC点にて状態変化検出
信号を受信し、Be点にて信号ア。
Also, the state change is 2. If this happens with a signal of 1 or more, the calculation control device (2) receives the state change detection signal at the rising edge of the signal at point BC, and changes to signal A at point Be.

工を読込み以前のデータと比較し、状態変化を生じた入
力信号を検出している。
The input signal that has changed state is detected by comparing the current state with the previous data.

つまり状態変化が重なった際従来の回路方式では最初に
状態変化があった信号の立上り検出ワンショット回路6
.5又は立下り検出ワンショット回路4.乙のパルス信
号の立上り時に状態変化検出信号を計算制御装置へ送出
していたが、この発明では米3図のように、更に立下り
検出ワンショット回路9,10をオア回路7,8の出力
側に付加することにより、最後に状態変化があった信号
の立上り検出ワンショット回路6と5又は立下り検出ワ
ンショット回路4と6のパルス信号の立下り時に状態変
化検出信号を送出するため、計算制御装置は状態変化信
号検出俊速やかに状態信号を読込み以前のデータと比較
し、状態変化を生じた入力を検出することができる。
In other words, when state changes overlap, in the conventional circuit system, the one-shot circuit 6 detects the rising edge of the signal where the state change occurred first.
.. 5 or falling detection one-shot circuit 4. The state change detection signal was sent to the calculation control device at the rising edge of the pulse signal B, but in this invention, as shown in Fig. 3, the falling detection one-shot circuits 9 and 10 are further connected to the outputs of the OR circuits 7 and 8. In order to send out a state change detection signal at the falling edge of the pulse signal of the rising edge detection one-shot circuits 6 and 5 or the falling edge detection one-shot circuits 4 and 6 of the signal whose state last changed, by adding it to the side, The calculation control device can quickly detect the state change signal, read the state signal, compare it with previous data, and detect the input that caused the state change.

要するに従来では状態変化のしはじめで見ていたため、
それだけでは遅れて状態変化したのがみつからないため
ある時間たってみつけるようにしていたが、この発明で
は状態変化を完全に終ったところで見ているので、その
1時点でも状態変化したのは全部みつかるというわけで
ある。
In short, conventionally, we looked at the beginning of a state change, so
With this alone, delayed state changes cannot be found, so the system was designed to find them after a certain period of time, but with this invention, the state changes are checked after they have completely finished, so even at that one point in time, all state changes can be found. That's why.

従って、この発明によれば、従来の回路に立下り検出ワ
ンショット回路を付加したため、従来の状態変化検出信
号受信後一定時間〔一定時間〉〔状態変化か重なる可能
性のある点数〕×パルス巾t〕入力信号を読込み比較が
できなかった方式を状態変化が重なって起きた場合につ
いても一連の状態変化が完rした時点で読込み及び以前
のデータとの比較が可能な方式とし、状態変化を生じた
信号を速やかに検出できるという効果並びに一定時間を
ソフトウェアにて計測するという処理が不要となり、ソ
フトウェアの負荷を軽減するという効果が得られる。
Therefore, according to the present invention, since a falling detection one-shot circuit is added to the conventional circuit, a certain period of time after receiving the conventional state change detection signal [fixed time] [number of points where state changes may overlap] x pulse width t] The method that was unable to read and compare input signals has been changed to a method that allows reading and comparison with previous data when a series of state changes is completed, even when state changes occur at the same time. This has the effect that the generated signal can be detected quickly, and the process of measuring a certain period of time using software is no longer necessary, resulting in the effect of reducing the software load.

 9− 以上の発明の要点とするところは、従来の立上り検出ワ
ンショット回路と立下り検出ワンショット回路との出力
をオア回路でオアをとっただけで状態変化を検出した回
路構成に更に立下り検出ワンショット回路を付加したた
め状態変化を速やかに、又ソフトウェアの負荷を軽減さ
せることができた。
9- The main point of the invention described above is that the outputs of the conventional rising edge detection one-shot circuit and falling detection one-shot circuit are simply ORed with an OR circuit, and a falling edge detection circuit is further added to the circuit configuration that detects a state change. By adding a detection one-shot circuit, we were able to quickly change the state and reduce the software load.

【図面の簡単な説明】[Brief explanation of the drawing]

矛1図は従来の状態変化検出方式の場合の回路ブロック
図、米2図は矛1図の所要部の波形線図。 矛3図はこの発明による状態変化検出方式の回路ブロッ
ク図、オフ4図は牙3図の所要部の波形線図である。 図で3,5:立上り検出ワンショット回路、4゜6=立
下り検出ワンショット回u、7.8:Arア回路、9,
10  :立下り検出ワンショット回路。 −10− 第4図
Figure 1 is a circuit block diagram of the conventional state change detection method, and Figure 2 is a waveform diagram of the relevant parts of Figure 1. Figure 3 is a circuit block diagram of the state change detection method according to the present invention, and Figure 4 is a waveform diagram of the relevant parts of Figure 3. In the figure, 3, 5: Rising detection one-shot circuit, 4° 6 = Falling detection one-shot circuit u, 7.8: Ar circuit, 9,
10: Fall detection one-shot circuit. -10- Figure 4

Claims (1)

【特許請求の範囲】[Claims] 計算制御装置における複数入力信号の状態変化を検出す
るために各入力信号毎に設けられる立上り検出回路並び
に立下り検出回路と、前記立上り並びに立下り検出回路
毎に設けられ、夫々の検出出力のオアをとるオア回路と
、該オア回路出力を夫々人力し、計算機制御装置の割込
み入力デバイスに送出する立下り検出回路とを備え、各
状態変化検出が亀ならない期間に計算機制御装置に読込
みを行なわせることを特徴とする状態変化検出方式。
A rising detection circuit and a falling detection circuit are provided for each input signal to detect state changes of multiple input signals in the calculation control device, and an OR detection circuit is provided for each of the rising and falling detection circuits and detects the OR of the respective detection outputs. and a fall detection circuit that manually inputs the output of the OR circuit and sends it to an interrupt input device of the computer control device, and causes the computer control device to read during a period when each state change detection is indispensable. A state change detection method characterized by:
JP16270581A 1981-10-14 1981-10-14 State change detection system Pending JPS5864542A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16270581A JPS5864542A (en) 1981-10-14 1981-10-14 State change detection system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16270581A JPS5864542A (en) 1981-10-14 1981-10-14 State change detection system

Publications (1)

Publication Number Publication Date
JPS5864542A true JPS5864542A (en) 1983-04-16

Family

ID=15759725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16270581A Pending JPS5864542A (en) 1981-10-14 1981-10-14 State change detection system

Country Status (1)

Country Link
JP (1) JPS5864542A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0192803A (en) * 1987-06-18 1989-04-12 Keyence Corp Monitor display system for programmable controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0192803A (en) * 1987-06-18 1989-04-12 Keyence Corp Monitor display system for programmable controller

Similar Documents

Publication Publication Date Title
JPS63501831A (en) Method and apparatus for minimizing overhead when executing nested DO loops
JPS5864542A (en) State change detection system
JPH0230524B2 (en)
JP2858493B2 (en) Failure information storage method
JPH02112773A (en) Hazard checking system for digital circuit
JPH0467216B2 (en)
JPS59178536A (en) System for judging zero value of plural data
JPS6051136B2 (en) Data error detection method
JPH04267438A (en) Double exception detector
JP2592525B2 (en) Error detection circuit of common bus system
JPH02101539A (en) System for detecting runaway of cpu
JPH0244181B2 (en)
JPS5866136A (en) Interruption detection
JPH01241665A (en) Reset system for multi-processor system
JPS62167434A (en) Data reading method
JPS58112136A (en) Multi-input signal comparator
JPH07231488A (en) State change detection system
WO1990013071A1 (en) Programmable controller
JPS61262853A (en) Highly reliable computer
JPH0377546B2 (en)
JPS58101348A (en) Forced interruption processing system
JPS6311702B2 (en)
JPH033020A (en) Recognizing/preventing circuit for hit of control line
JPS6324338B2 (en)
JPS62180432A (en) Detecting circuit for fault of signal processor