JPS5860397U - shift register device - Google Patents
shift register deviceInfo
- Publication number
- JPS5860397U JPS5860397U JP12542982U JP12542982U JPS5860397U JP S5860397 U JPS5860397 U JP S5860397U JP 12542982 U JP12542982 U JP 12542982U JP 12542982 U JP12542982 U JP 12542982U JP S5860397 U JPS5860397 U JP S5860397U
- Authority
- JP
- Japan
- Prior art keywords
- shift register
- serial
- serial shift
- register device
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案のシフトレジスタ装置の一実施例を示す
図、第２図ａ”−には演算補助レジスタ中の３ビツトシ
フトレジスタの状態を示す図、第３′ 図ａ〜、ｄは非
演算時における第１図の要部の信号を示す図、第４図ａ
”＝ １は入力キー信号のチャタリ、ング防止回路を
群成する３ビツトシフトレジスタの状態を示す図である
。
１・・・・・・演算中を示す信号が印加される端子、２
・・・・・・キーが押されている時に出る信号が印加さ
れる端子、３・・・・・・各ワードタイムの最終１プツ
トを示す信号が印加される端子、４・・・・・・演算中
の演算補助レジスタ入力信号が印加される端子、５・・
・・・・演算中の演算補助レジスタの出力端子、６・・
・・・・キー受付命令信号出力端子、８１〜５１ｏＡ−
遅延フリップフロップ、Ａ１〜Ａ９・・・・・・アンド
ゲート、Ｒ１・・・・・・オアゲート、■１．Ｉ２・・
・・・・インバータ。FIG. 1 is a diagram showing an embodiment of the shift register device of the present invention, FIG. A diagram showing the signals of the main parts of FIG. 1 during non-operation, FIG. 4a
"= 1 is a diagram showing the state of the 3-bit shift register that makes up the input key signal chatter prevention circuit. 1... A terminal to which a signal indicating that an operation is in progress is applied, 2
...Terminal to which a signal that is output when a key is pressed is applied, 3...Terminal to which a signal indicating the last put of each word time is applied, 4...・Terminal 5 to which the calculation auxiliary register input signal is applied during calculation.
...Output terminal of the calculation auxiliary register during calculation, 6...
...Key acceptance command signal output terminal, 81~51oA-
Delay flip-flop, A1 to A9...AND gate, R1...OR gate, ■1. I2...
...Inverter.
Claims (1)
直列形シフトレジスタ中の連続するｎビット（ｎはｍよ
り小部１自然数）を、非演算指示入力で前記ｍビット直
列シフトレジスタから独立させて循環形シフトレジスタ
とするゲート手段と、前記循環形シフトレジスタのｎビ
ットを同時にクリアする動作を前記ゲート手段に実行さ
せるクリア信号発生手段を備え、前記直列形シフトレジ
スタが演算時に、前記循環形シフトレジスタが非演算時
にそれぞれ異なる機能レジスタとして動作することを特
徴とするシフトレジスタ装置。An m-bit (m is a natural number) serial shift register and consecutive n bits (n is a natural number less than m) in the serial shift register are independent of the m-bit serial shift register by non-operation instruction input. and a clear signal generating means for causing the gate means to perform an operation of simultaneously clearing n bits of the cyclic shift register, and when the serial shift register operates, the cyclic shift register A shift register device characterized in that the shape shift registers each operate as a different function register when not in operation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12542982U JPS5860397U (en) | 1982-08-18 | 1982-08-18 | shift register device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12542982U JPS5860397U (en) | 1982-08-18 | 1982-08-18 | shift register device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5860397U true JPS5860397U (en) | 1983-04-23 |
Family
ID=29919270
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12542982U Pending JPS5860397U (en) | 1982-08-18 | 1982-08-18 | shift register device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5860397U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4869445A (en) * | 1971-12-21 | 1973-09-20 | ||
| JPS4999448A (en) * | 1973-01-29 | 1974-09-19 |
-
1982
- 1982-08-18 JP JP12542982U patent/JPS5860397U/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4869445A (en) * | 1971-12-21 | 1973-09-20 | ||
| JPS4999448A (en) * | 1973-01-29 | 1974-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5860397U (en) | shift register device | |
| EP0334131A3 (en) | Data processor performing operation on data having length shorter than one-word length | |
| JPS58158540U (en) | Pulse selection circuit | |
| JPS5933551U (en) | data reading device | |
| JPS58176231U (en) | Operation control device | |
| JPS6020695U (en) | Input signal detection circuit | |
| JPS601037U (en) | binary circuit | |
| JPS5939499U (en) | Main memory error bit display circuit | |
| JPS59177240U (en) | Output circuit | |
| JPS606344U (en) | Waveform synthesis circuit | |
| JPS5984633U (en) | key input device | |
| JPS59130144U (en) | Parity check circuit | |
| JPS58107633U (en) | Output circuit | |
| JPS5847945U (en) | Request signal processing circuit | |
| JPS5920306U (en) | Sequencer speed-up device | |
| JPS582039U (en) | clock receiver circuit | |
| JPS5945645U (en) | display device | |
| JPS605537U (en) | small electronic calculator | |
| JPS60109102U (en) | digital control circuit | |
| JPS5832495U (en) | audio time clock | |
| JPS6020654U (en) | microprocessor interrupt circuit | |
| JPS5844634U (en) | input device | |
| JPS6047068U (en) | counting circuit | |
| JPS6085490U (en) | remote control device | |
| JPS5958850U (en) | AD conversion device |