JPS5860367A - マルチプロセツサシステム - Google Patents
マルチプロセツサシステムInfo
- Publication number
- JPS5860367A JPS5860367A JP56159125A JP15912581A JPS5860367A JP S5860367 A JPS5860367 A JP S5860367A JP 56159125 A JP56159125 A JP 56159125A JP 15912581 A JP15912581 A JP 15912581A JP S5860367 A JPS5860367 A JP S5860367A
- Authority
- JP
- Japan
- Prior art keywords
- data
- group
- memory
- groups
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56159125A JPS5860367A (ja) | 1981-10-06 | 1981-10-06 | マルチプロセツサシステム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56159125A JPS5860367A (ja) | 1981-10-06 | 1981-10-06 | マルチプロセツサシステム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5860367A true JPS5860367A (ja) | 1983-04-09 |
JPH0213339B2 JPH0213339B2 (enrdf_load_stackoverflow) | 1990-04-04 |
Family
ID=15686777
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56159125A Granted JPS5860367A (ja) | 1981-10-06 | 1981-10-06 | マルチプロセツサシステム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5860367A (enrdf_load_stackoverflow) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS585867A (ja) * | 1981-06-30 | 1983-01-13 | エレベ−タ−・ゲ−エムベ−ハ− | デ−タ伝送方法および装置 |
-
1981
- 1981-10-06 JP JP56159125A patent/JPS5860367A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS585867A (ja) * | 1981-06-30 | 1983-01-13 | エレベ−タ−・ゲ−エムベ−ハ− | デ−タ伝送方法および装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0213339B2 (enrdf_load_stackoverflow) | 1990-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4399503A (en) | Dynamic disk buffer control unit | |
EP1046999B1 (en) | Transfer controller with hub and ports architecture | |
US5434970A (en) | System for distributed multiprocessor communication | |
EP0458516A2 (en) | Memory access bus arrangement | |
CN101027634B (zh) | 数据传送机制 | |
CA1193742A (en) | Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus | |
JPH0731662B2 (ja) | マルチプロセッサシステム | |
JPS5924462B2 (ja) | 共有メモリのアクセス制御方式 | |
JPH04246745A (ja) | 情報処理装置及びその方法 | |
JPS5860367A (ja) | マルチプロセツサシステム | |
WO1991010958A1 (en) | Computer bus system | |
JPH0427583B2 (enrdf_load_stackoverflow) | ||
JPS6191740A (ja) | メモリ・アクセス制御方式 | |
JPH03260750A (ja) | Dma転送方式 | |
Fei et al. | SM3: A dynamically partitionable multicomputer system with switchable main memory modules | |
Terasawa et al. | A cache coherency protocol for multiprocessor chip | |
JPS6363940B2 (enrdf_load_stackoverflow) | ||
JP2552287B2 (ja) | システムバス方式 | |
JPS6297047A (ja) | 入出力制御装置 | |
KR100198808B1 (ko) | 저장용 미디어간의 직접 자료 복사 방법 | |
JPS62200448A (ja) | 処理装置間通信システム | |
JP3077992B2 (ja) | データ伝送装置 | |
JPS61260349A (ja) | メモリ選択方式 | |
JPH01209556A (ja) | データ処理システム | |
JPH04291642A (ja) | キャッシュ制御方式 |