JPS5844817A - パルス幅変調方式 - Google Patents
パルス幅変調方式Info
- Publication number
- JPS5844817A JPS5844817A JP56143461A JP14346181A JPS5844817A JP S5844817 A JPS5844817 A JP S5844817A JP 56143461 A JP56143461 A JP 56143461A JP 14346181 A JP14346181 A JP 14346181A JP S5844817 A JPS5844817 A JP S5844817A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- counter
- output
- memory
- pulse width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
Landscapes
- Control Of Ac Motors In General (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56143461A JPS5844817A (ja) | 1981-09-11 | 1981-09-11 | パルス幅変調方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56143461A JPS5844817A (ja) | 1981-09-11 | 1981-09-11 | パルス幅変調方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5844817A true JPS5844817A (ja) | 1983-03-15 |
| JPS6355812B2 JPS6355812B2 (en:Method) | 1988-11-04 |
Family
ID=15339237
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56143461A Granted JPS5844817A (ja) | 1981-09-11 | 1981-09-11 | パルス幅変調方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5844817A (en:Method) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6711694B1 (en) | 2000-02-03 | 2004-03-23 | Telefonaktiebolaget Lm Ericsson(Publ) | Apparatus and method for generating a modulated clock signal including harmonics that exhibit a known sideband configuration |
-
1981
- 1981-09-11 JP JP56143461A patent/JPS5844817A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6711694B1 (en) | 2000-02-03 | 2004-03-23 | Telefonaktiebolaget Lm Ericsson(Publ) | Apparatus and method for generating a modulated clock signal including harmonics that exhibit a known sideband configuration |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6355812B2 (en:Method) | 1988-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4620300A (en) | Digital signal detecting and compensating circuit with adjustable window signal | |
| US5247469A (en) | Digital frequency synthesizer and method with vernier interpolation | |
| JPH0330338B2 (en:Method) | ||
| AU610854B2 (en) | Digital servo system using microcomputer for controlling phase and speed of rotary body | |
| JPS63121483A (ja) | モ−タ速度制御システム | |
| US4769613A (en) | Digitalized amplitude detection circuit for analog input signal | |
| US4535461A (en) | Digital clock bit synchronizer | |
| US4642562A (en) | Phase difference demodulator | |
| US4596964A (en) | Digital phase locked loop | |
| US3938184A (en) | Digital flutter reduction system | |
| JPS5844817A (ja) | パルス幅変調方式 | |
| JPS63155209A (ja) | デイジタルサ−ボ制御回路 | |
| JPS59147532A (ja) | 検波回路 | |
| JPH0219021A (ja) | ディジタルパルス幅変調回路 | |
| US4543620A (en) | Code generating apparatus | |
| KR870001231B1 (ko) | 펄스폭 변조기를 이용한 일반모터의 디지탈위상 제어회로 | |
| US5701285A (en) | Optical data reproducing apparatus | |
| JP2638812B2 (ja) | Pll回路 | |
| JPH0286326A (ja) | 分周装置 | |
| KR0135925Y1 (ko) | 광자기 디스크 플레이어의 슬레드 모터 제어신호 발생회로 | |
| JP2624888B2 (ja) | 回転ヘッド磁気記録再生装置のtach生成回路 | |
| JPS58120167A (ja) | 速度検出方法 | |
| JPH0553026B2 (en:Method) | ||
| JP2921014B2 (ja) | ディジタルpll | |
| JP2797415B2 (ja) | パルス幅変調装置 |