JPS5844724A - シリコン基板の製造方法 - Google Patents

シリコン基板の製造方法

Info

Publication number
JPS5844724A
JPS5844724A JP14233481A JP14233481A JPS5844724A JP S5844724 A JPS5844724 A JP S5844724A JP 14233481 A JP14233481 A JP 14233481A JP 14233481 A JP14233481 A JP 14233481A JP S5844724 A JPS5844724 A JP S5844724A
Authority
JP
Japan
Prior art keywords
hold time
surface layer
wafer
mirror
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14233481A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0319686B2 (enrdf_load_stackoverflow
Inventor
Nobuyuki Akiyama
信之 秋山
Mitsuo Kono
光雄 河野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumco Techxiv Corp
Original Assignee
Komatsu Electronic Metals Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Komatsu Electronic Metals Co Ltd filed Critical Komatsu Electronic Metals Co Ltd
Priority to JP14233481A priority Critical patent/JPS5844724A/ja
Publication of JPS5844724A publication Critical patent/JPS5844724A/ja
Publication of JPH0319686B2 publication Critical patent/JPH0319686B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
JP14233481A 1981-09-11 1981-09-11 シリコン基板の製造方法 Granted JPS5844724A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14233481A JPS5844724A (ja) 1981-09-11 1981-09-11 シリコン基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14233481A JPS5844724A (ja) 1981-09-11 1981-09-11 シリコン基板の製造方法

Publications (2)

Publication Number Publication Date
JPS5844724A true JPS5844724A (ja) 1983-03-15
JPH0319686B2 JPH0319686B2 (enrdf_load_stackoverflow) 1991-03-15

Family

ID=15312932

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14233481A Granted JPS5844724A (ja) 1981-09-11 1981-09-11 シリコン基板の製造方法

Country Status (1)

Country Link
JP (1) JPS5844724A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0319686B2 (enrdf_load_stackoverflow) 1991-03-15

Similar Documents

Publication Publication Date Title
JP5018066B2 (ja) 歪Si基板の製造方法
JPH0786289A (ja) 半導体シリコンウェハおよびその製造方法
TWI235407B (en) Wafer and the manufacturing and reclaiming method therefor
JP2742247B2 (ja) シリコン単結晶基板の製造方法および品質管理方法
TWI680512B (zh) 矽晶圓之研磨方法、矽晶圓之製造方法及矽晶圓
JP3080501B2 (ja) シリコンウェーハの製造方法
JPS5844724A (ja) シリコン基板の製造方法
JPH09266212A (ja) シリコンウエーハおよびその製造方法
JPH05326467A (ja) 半導体基板及びその製造方法
JP4470231B2 (ja) 半導体シリコンウェーハの製造方法
JPS5885534A (ja) 半導体シリコン基板の製造法
JP2002020200A (ja) エピタキシャルシリコンウェーハの製造方法
JPH0350186A (ja) イントリンジック・ゲッタリング方法
JPH1116844A (ja) エピタキシャルシリコンウェーハの製造方法と素材用ウェーハ
JPS63129633A (ja) 半導体表面処理方法
WO2002039496A1 (en) Method for manufacturing annealed wafer and annealed wafer
JPH0319687B2 (enrdf_load_stackoverflow)
JP3386083B2 (ja) シリコンウエーハの処理方法
JPH0319688B2 (enrdf_load_stackoverflow)
JP2007073594A (ja) エピタキシャルシリコンウェーハの製造方法
US4391658A (en) Method for manufacturing semiconductor substrate
JPH05299426A (ja) 半導体装置および半導体基板の製造方法
JPS5933972B2 (ja) シリコン基板の製造方法
JPH04273128A (ja) 半導体ウエハの製造方法および半導体集積回路装置
JPH08111409A (ja) 半導体装置の製法