JPS5832427B2 - 多重情報処理システム - Google Patents
多重情報処理システムInfo
- Publication number
- JPS5832427B2 JPS5832427B2 JP55016973A JP1697380A JPS5832427B2 JP S5832427 B2 JPS5832427 B2 JP S5832427B2 JP 55016973 A JP55016973 A JP 55016973A JP 1697380 A JP1697380 A JP 1697380A JP S5832427 B2 JPS5832427 B2 JP S5832427B2
- Authority
- JP
- Japan
- Prior art keywords
- key
- processing
- register
- cpu
- cpu0
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
- G06F12/1466—Key-lock mechanism
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Multi Processors (AREA)
- Memory System (AREA)
- Storage Device Security (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55016973A JPS5832427B2 (ja) | 1980-02-14 | 1980-02-14 | 多重情報処理システム |
| US06/233,447 US4441152A (en) | 1980-02-14 | 1981-02-11 | Data processing system having ring-like connected multiprocessors relative to key storage |
| DE19813105115 DE3105115A1 (de) | 1980-02-14 | 1981-02-12 | Datenverarbeitungssystem mit bezueglich einer schluesselspeicherung ringfoermig angeschlossenen mulitprozessoren |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55016973A JPS5832427B2 (ja) | 1980-02-14 | 1980-02-14 | 多重情報処理システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56114062A JPS56114062A (en) | 1981-09-08 |
| JPS5832427B2 true JPS5832427B2 (ja) | 1983-07-13 |
Family
ID=11931008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55016973A Expired JPS5832427B2 (ja) | 1980-02-14 | 1980-02-14 | 多重情報処理システム |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US4441152A (enExample) |
| JP (1) | JPS5832427B2 (enExample) |
| DE (1) | DE3105115A1 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU542447B2 (en) * | 1982-02-27 | 1985-02-21 | Fujitsu Limited | System for controlling key storage unit |
| US5191652A (en) * | 1989-11-10 | 1993-03-02 | International Business Machines Corporation | Method and apparatus for exploiting communications bandwidth as for providing shared memory |
| US5218709A (en) * | 1989-12-28 | 1993-06-08 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Special purpose parallel computer architecture for real-time control and simulation in robotic applications |
| US5361367A (en) * | 1991-06-10 | 1994-11-01 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Highly parallel reconfigurable computer architecture for robotic computation having plural processor cells each having right and left ensembles of plural processors |
| EP0600113A1 (de) * | 1992-11-30 | 1994-06-08 | Siemens Nixdorf Informationssysteme Aktiengesellschaft | Datenverarbeitungsanlage mit schlüsselgesteuertem Speicherzugriff |
| JP3786993B2 (ja) * | 1995-12-14 | 2006-06-21 | 株式会社日立製作所 | データ記憶ユニット及び該ユニットを用いたデータ記憶装置 |
| US5802397A (en) * | 1996-05-23 | 1998-09-01 | International Business Machines Corporation | System for storage protection from unintended I/O access using I/O protection key by providing no control by I/O key entries over access by CP entity |
| US5787309A (en) * | 1996-05-23 | 1998-07-28 | International Business Machines Corporation | Apparatus for protecting storage blocks from being accessed by unwanted I/O programs using I/O program keys and I/O storage keys having M number of bits |
| JPH10232788A (ja) * | 1996-12-17 | 1998-09-02 | Fujitsu Ltd | 信号処理装置及びソフトウェア |
| DE19735948C1 (de) * | 1997-08-19 | 1998-10-01 | Siemens Nixdorf Inf Syst | Verfahren zur Verbesserung der Steuerungsmöglichkeit in Datenverarbeitungsanlagen mit Adreßübersetzung |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3328765A (en) * | 1963-12-31 | 1967-06-27 | Ibm | Memory protection system |
| US4162529A (en) * | 1975-12-04 | 1979-07-24 | Tokyo Shibaura Electric Co., Ltd. | Interruption control system in a multiprocessing system |
| GB1506972A (en) * | 1976-02-06 | 1978-04-12 | Int Computers Ltd | Data processing systems |
| JPS55134459A (en) * | 1979-04-06 | 1980-10-20 | Hitachi Ltd | Data processing system |
-
1980
- 1980-02-14 JP JP55016973A patent/JPS5832427B2/ja not_active Expired
-
1981
- 1981-02-11 US US06/233,447 patent/US4441152A/en not_active Expired - Lifetime
- 1981-02-12 DE DE19813105115 patent/DE3105115A1/de active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| DE3105115A1 (de) | 1982-02-04 |
| JPS56114062A (en) | 1981-09-08 |
| US4441152A (en) | 1984-04-03 |
| DE3105115C2 (enExample) | 1988-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3218773B2 (ja) | キャッシュ・コントローラ | |
| US6381686B1 (en) | Parallel processor comprising multiple sub-banks to which access requests are bypassed from a request queue when corresponding page faults are generated | |
| KR20000076226A (ko) | Sram과 dram을 포함하는 메모리 및 메모리를 사용하는 시스템 및 방법 | |
| US4831581A (en) | Central processor unit for digital data processing system including cache management mechanism | |
| JPS6118222B2 (enExample) | ||
| US5226170A (en) | Interface between processor and special instruction processor in digital data processing system | |
| JPS5832427B2 (ja) | 多重情報処理システム | |
| JPS5868286A (ja) | キヤツシユメモリおよびその作動方法 | |
| US6813694B2 (en) | Local invalidation buses for a highly scalable shared cache memory hierarchy | |
| US6298355B1 (en) | Computer system | |
| US6704820B1 (en) | Unified cache port consolidation | |
| US20040030833A1 (en) | Cache invalidation bus for a highly scalable shared cache memory hierarchy | |
| JP3078000B2 (ja) | 情報処理装置 | |
| JPS6136845A (ja) | シングルチツプマイクロコンピユ−タ | |
| RU2713709C1 (ru) | Устройство преобразования информации | |
| JPS6261135A (ja) | キヤツシユメモリ | |
| JPH04291642A (ja) | キャッシュ制御方式 | |
| JP3219422B2 (ja) | キャッシュメモリ制御方式 | |
| JPS63240651A (ja) | キヤツシユメモリ | |
| JP2684752B2 (ja) | 拡張記憶制御方式 | |
| JPS6116115B2 (enExample) | ||
| JPS62205455A (ja) | ワンチツプキヤツシユメモリ | |
| JPS61193245A (ja) | 記憶制御方式 | |
| JPS6037933B2 (ja) | 電子計算機のメモリ・アクセス方式 | |
| JPH0475150A (ja) | データ処理システム |