JPS58225435A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS58225435A
JPS58225435A JP57108771A JP10877182A JPS58225435A JP S58225435 A JPS58225435 A JP S58225435A JP 57108771 A JP57108771 A JP 57108771A JP 10877182 A JP10877182 A JP 10877182A JP S58225435 A JPS58225435 A JP S58225435A
Authority
JP
Japan
Prior art keywords
quotient
data
addition
processing unit
division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57108771A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6259811B2 (enrdf_load_stackoverflow
Inventor
Masafumi Kubo
雅史 久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP57108771A priority Critical patent/JPS58225435A/ja
Publication of JPS58225435A publication Critical patent/JPS58225435A/ja
Publication of JPS6259811B2 publication Critical patent/JPS6259811B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/4915—Multiplying; Dividing
    • G06F7/4917—Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP57108771A 1982-06-24 1982-06-24 デ−タ処理装置 Granted JPS58225435A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57108771A JPS58225435A (ja) 1982-06-24 1982-06-24 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57108771A JPS58225435A (ja) 1982-06-24 1982-06-24 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS58225435A true JPS58225435A (ja) 1983-12-27
JPS6259811B2 JPS6259811B2 (enrdf_load_stackoverflow) 1987-12-12

Family

ID=14493068

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57108771A Granted JPS58225435A (ja) 1982-06-24 1982-06-24 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS58225435A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53112627A (en) * 1977-03-14 1978-10-02 Toshiba Corp Division control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53112627A (en) * 1977-03-14 1978-10-02 Toshiba Corp Division control system

Also Published As

Publication number Publication date
JPS6259811B2 (enrdf_load_stackoverflow) 1987-12-12

Similar Documents

Publication Publication Date Title
US5040138A (en) Circuit for simultaneous arithmetic calculation and normalization estimation
US4594680A (en) Apparatus for performing quadratic convergence division in a large data processing system
JPH04332036A (ja) 浮動小数点乗算器とその乗算方式
JPH0545981B2 (enrdf_load_stackoverflow)
JPH01302425A (ja) 浮動小数点加減算回路
JPS58225435A (ja) デ−タ処理装置
JP3064405B2 (ja) 複素数の演算処理方式
GB2116757A (en) Division apparatus
JPH0578049B2 (enrdf_load_stackoverflow)
US5689721A (en) Detecting overflow conditions for negative quotients in nonrestoring two's complement division
JPS63158626A (ja) 演算処理装置
JPH0383126A (ja) 浮動小数点乗算器
JP2792998B2 (ja) 加減算回路を用いた型変換装置
JPH03150631A (ja) １０進除算回路
JPH0285922A (ja) 演算回路
JPS5960637A (ja) 浮動小数点演算装置
JPS6027025A (ja) 除算回路
JP2903529B2 (ja) ベクトル演算方式
JP2530504B2 (ja) 浮動小数点演算器
JPH0326410B2 (enrdf_load_stackoverflow)
JPS6129020B2 (enrdf_load_stackoverflow)
JPS60245046A (ja) ロジカルシフト演算回路
JPS63279321A (ja) マイクロプログラム制御装置
JPH0475541B2 (enrdf_load_stackoverflow)
JPS60124729A (ja) 浮動小数点加減算方式