JPH0326410B2 - - Google Patents

Info

Publication number
JPH0326410B2
JPH0326410B2 JP59000753A JP75384A JPH0326410B2 JP H0326410 B2 JPH0326410 B2 JP H0326410B2 JP 59000753 A JP59000753 A JP 59000753A JP 75384 A JP75384 A JP 75384A JP H0326410 B2 JPH0326410 B2 JP H0326410B2
Authority
JP
Japan
Prior art keywords
circuit
modulo
remainder
partial product
product group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59000753A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60144827A (ja
Inventor
Toshio Yagihashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59000753A priority Critical patent/JPS60144827A/ja
Publication of JPS60144827A publication Critical patent/JPS60144827A/ja
Publication of JPH0326410B2 publication Critical patent/JPH0326410B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/104—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error using arithmetic codes, i.e. codes which are preserved during operation, e.g. modulo 9 or 11 check
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP59000753A 1984-01-09 1984-01-09 パイプライン化乗算回路 Granted JPS60144827A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59000753A JPS60144827A (ja) 1984-01-09 1984-01-09 パイプライン化乗算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59000753A JPS60144827A (ja) 1984-01-09 1984-01-09 パイプライン化乗算回路

Publications (2)

Publication Number Publication Date
JPS60144827A JPS60144827A (ja) 1985-07-31
JPH0326410B2 true JPH0326410B2 (enrdf_load_stackoverflow) 1991-04-10

Family

ID=11482453

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59000753A Granted JPS60144827A (ja) 1984-01-09 1984-01-09 パイプライン化乗算回路

Country Status (1)

Country Link
JP (1) JPS60144827A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0471927A3 (en) * 1990-08-20 1993-07-21 International Business Machines Corporation System for exact arithmetic computation including quadratic extensions
CN103235710A (zh) * 2013-04-28 2013-08-07 重庆邮电大学 一种基于可逆逻辑的16位超前进位加法器

Also Published As

Publication number Publication date
JPS60144827A (ja) 1985-07-31

Similar Documents

Publication Publication Date Title
Zhang et al. Efficient multiple-precision floating-point fused multiply-add with mixed-precision support
EP0351242B1 (en) Floating point arithmetic units
US9519460B1 (en) Universal single instruction multiple data multiplier and wide accumulator unit
US6647404B2 (en) Double precision floating point multiplier having a 32-bit booth-encoded array multiplier
US5220524A (en) Machine method to perform newton iterations for reciprocals
CN110168493B (zh) 在128位宽的操作数上的融合乘加浮点运算
US5157624A (en) Machine method to perform newton iterations for reciprocal square roots
JP2002108606A (ja) スティッキービット生成回路及び乗算器
US5206823A (en) Apparatus to perform Newton iterations for reciprocal and reciprocal square root
JPH02196328A (ja) 浮動小数点演算装置
US7962543B2 (en) Division with rectangular multiplier supporting multiple precisions and operand types
US7720900B2 (en) Fused multiply add split for multiple precision arithmetic
US5253195A (en) High speed multiplier
Hickmann et al. A parallel IEEE P754 decimal floating-point multiplier
US5341320A (en) Method for rapidly processing floating-point operations which involve exceptions
US5341319A (en) Method and apparatus for controlling a rounding operation in a floating point multiplier circuit
JPH0368416B2 (enrdf_load_stackoverflow)
US4594680A (en) Apparatus for performing quadratic convergence division in a large data processing system
US6182100B1 (en) Method and system for performing a logarithmic estimation within a data processing system
US5734599A (en) Performing a population count using multiplication
KR20220031098A (ko) 부호형 다중-워드 곱셈기
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
US5721697A (en) Performing tree additions via multiplication
Schuite et al. Integer multiplication with overflow detection or saturation
CA1321650C (en) Floating point unit computation techniques