JPS60144827A - パイプライン化乗算回路 - Google Patents
パイプライン化乗算回路Info
- Publication number
- JPS60144827A JPS60144827A JP59000753A JP75384A JPS60144827A JP S60144827 A JPS60144827 A JP S60144827A JP 59000753 A JP59000753 A JP 59000753A JP 75384 A JP75384 A JP 75384A JP S60144827 A JPS60144827 A JP S60144827A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- modulo
- output
- residue
- remainder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/104—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error using arithmetic codes, i.e. codes which are preserved during operation, e.g. modulo 9 or 11 check
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59000753A JPS60144827A (ja) | 1984-01-09 | 1984-01-09 | パイプライン化乗算回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59000753A JPS60144827A (ja) | 1984-01-09 | 1984-01-09 | パイプライン化乗算回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60144827A true JPS60144827A (ja) | 1985-07-31 |
| JPH0326410B2 JPH0326410B2 (enrdf_load_stackoverflow) | 1991-04-10 |
Family
ID=11482453
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59000753A Granted JPS60144827A (ja) | 1984-01-09 | 1984-01-09 | パイプライン化乗算回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60144827A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04256015A (ja) * | 1990-08-20 | 1992-09-10 | Internatl Business Mach Corp <Ibm> | 算術演算システム及び方法 |
| CN103235710A (zh) * | 2013-04-28 | 2013-08-07 | 重庆邮电大学 | 一种基于可逆逻辑的16位超前进位加法器 |
-
1984
- 1984-01-09 JP JP59000753A patent/JPS60144827A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04256015A (ja) * | 1990-08-20 | 1992-09-10 | Internatl Business Mach Corp <Ibm> | 算術演算システム及び方法 |
| CN103235710A (zh) * | 2013-04-28 | 2013-08-07 | 重庆邮电大学 | 一种基于可逆逻辑的16位超前进位加法器 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0326410B2 (enrdf_load_stackoverflow) | 1991-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH09269891A (ja) | 部分積加算方法および装置、浮動小数点乗算方法および装置、浮動小数点積和演算方法および装置 | |
| KR19990013698A (ko) | 연산방법 및 연산장치 | |
| JPH0368416B2 (enrdf_load_stackoverflow) | ||
| JPH0375901B2 (enrdf_load_stackoverflow) | ||
| JPH04332036A (ja) | 浮動小数点乗算器とその乗算方式 | |
| US5734599A (en) | Performing a population count using multiplication | |
| KR100308726B1 (ko) | 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법 | |
| US5721697A (en) | Performing tree additions via multiplication | |
| GB2511314A (en) | Fast fused-multiply-add pipeline | |
| JPS60144827A (ja) | パイプライン化乗算回路 | |
| JP2511527B2 (ja) | 浮動小数点演算器 | |
| US7080112B2 (en) | Method and apparatus for computing an approximation to the reciprocal of a floating point number in IEEE format | |
| US6421699B1 (en) | Method and system for a speedup of a bit multiplier | |
| US4190894A (en) | High speed parallel multiplication apparatus with single-step summand reduction | |
| JP2682142B2 (ja) | 乗算装置 | |
| Rahaman et al. | Floating point multipliers based on Vedic mathematics | |
| JP3461252B2 (ja) | 乗算方法 | |
| JPS5938849A (ja) | 演算回路 | |
| KR100297558B1 (ko) | 32비트 고속 병렬 곱셈기 | |
| JP2608090B2 (ja) | 高基数非回復型除算装置 | |
| JPS59184945A (ja) | パイプライン化乗算回路 | |
| JP3153656B2 (ja) | 乗算器 | |
| SU734705A1 (ru) | Специализированный процессор | |
| Ravi et al. | Pipelined C2 MOS register high speed modified Booth multiplier | |
| JPH04287220A (ja) | 乗算回路 |