JPS6259811B2 - - Google Patents

Info

Publication number
JPS6259811B2
JPS6259811B2 JP57108771A JP10877182A JPS6259811B2 JP S6259811 B2 JPS6259811 B2 JP S6259811B2 JP 57108771 A JP57108771 A JP 57108771A JP 10877182 A JP10877182 A JP 10877182A JP S6259811 B2 JPS6259811 B2 JP S6259811B2
Authority
JP
Japan
Prior art keywords
quotient
divisor
data
addition
processing section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57108771A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58225435A (ja
Inventor
Masafumi Kubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57108771A priority Critical patent/JPS58225435A/ja
Publication of JPS58225435A publication Critical patent/JPS58225435A/ja
Publication of JPS6259811B2 publication Critical patent/JPS6259811B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/4915—Multiplying; Dividing
    • G06F7/4917—Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP57108771A 1982-06-24 1982-06-24 デ−タ処理装置 Granted JPS58225435A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57108771A JPS58225435A (ja) 1982-06-24 1982-06-24 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57108771A JPS58225435A (ja) 1982-06-24 1982-06-24 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS58225435A JPS58225435A (ja) 1983-12-27
JPS6259811B2 true JPS6259811B2 (enrdf_load_stackoverflow) 1987-12-12

Family

ID=14493068

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57108771A Granted JPS58225435A (ja) 1982-06-24 1982-06-24 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS58225435A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53112627A (en) * 1977-03-14 1978-10-02 Toshiba Corp Division control system

Also Published As

Publication number Publication date
JPS58225435A (ja) 1983-12-27

Similar Documents

Publication Publication Date Title
JP3418460B2 (ja) 倍精度除算回路および方法
US4594680A (en) Apparatus for performing quadratic convergence division in a large data processing system
JPH05250146A (ja) 整数累乗処理を行なうための回路及び方法
JPS6259811B2 (enrdf_load_stackoverflow)
JP2006228190A (ja) 入力値に逆数演算を実施して結果値を作り出すデータ処理装置および方法
GB2116757A (en) Division apparatus
JPH0578049B2 (enrdf_load_stackoverflow)
US5208769A (en) Unsigned integer multiply/divide circuit
JP2608090B2 (ja) 高基数非回復型除算装置
JPS59116852A (ja) 高速除算装置
KR100251547B1 (ko) 디지탈신호처리기(Digital Sgnal Processor)
JPS63279321A (ja) マイクロプログラム制御装置
JP2607759B2 (ja) 除算器
JP2903529B2 (ja) ベクトル演算方式
JPH0797312B2 (ja) 演算装置
JPS6129020B2 (enrdf_load_stackoverflow)
JPH04160533A (ja) マイクロ・プロセッサ
JPH03150631A (ja) １０進除算回路
JP2654062B2 (ja) 情報処理装置
JPS5985539A (ja) 除算処理装置
JPH01125625A (ja) 除算装置
JPS6149234A (ja) 浮動小数点乗算回路
JPH0326410B2 (enrdf_load_stackoverflow)
JPH0635678A (ja) 十進除算回路
WO2003012625A1 (en) Digital value division method