JPS58215842A - ハンチング加速形フレ−ム同期方式 - Google Patents
ハンチング加速形フレ−ム同期方式Info
- Publication number
- JPS58215842A JPS58215842A JP57099705A JP9970582A JPS58215842A JP S58215842 A JPS58215842 A JP S58215842A JP 57099705 A JP57099705 A JP 57099705A JP 9970582 A JP9970582 A JP 9970582A JP S58215842 A JPS58215842 A JP S58215842A
- Authority
- JP
- Japan
- Prior art keywords
- state
- pattern
- output
- hunting
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims description 45
- 238000000034 method Methods 0.000 claims description 29
- 230000001360 synchronised effect Effects 0.000 claims 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 9
- 230000007704 transition Effects 0.000 description 8
- 230000004224 protection Effects 0.000 description 7
- 101000860173 Myxococcus xanthus C-factor Proteins 0.000 description 6
- 230000001133 acceleration Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 108010076504 Protein Sorting Signals Proteins 0.000 description 2
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
- H04J3/0608—Detectors therefor, e.g. correlators, state machines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57099705A JPS58215842A (ja) | 1982-06-10 | 1982-06-10 | ハンチング加速形フレ−ム同期方式 |
US06/501,729 US4541104A (en) | 1982-06-10 | 1983-06-06 | Framing circuit for digital system |
CA000430005A CA1195007A (en) | 1982-06-10 | 1983-06-09 | Framing system |
DE8383105664T DE3374749D1 (en) | 1982-06-10 | 1983-06-09 | Framing system |
EP83105664A EP0096854B1 (en) | 1982-06-10 | 1983-06-09 | Framing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57099705A JPS58215842A (ja) | 1982-06-10 | 1982-06-10 | ハンチング加速形フレ−ム同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58215842A true JPS58215842A (ja) | 1983-12-15 |
JPS6340509B2 JPS6340509B2 (enrdf_load_stackoverflow) | 1988-08-11 |
Family
ID=14254472
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57099705A Granted JPS58215842A (ja) | 1982-06-10 | 1982-06-10 | ハンチング加速形フレ−ム同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58215842A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6148252A (ja) * | 1984-08-15 | 1986-03-08 | Nec Home Electronics Ltd | Pcm同期システム |
JPS61161045A (ja) * | 1985-01-08 | 1986-07-21 | Mitsubishi Electric Corp | フレ−ム同期回路 |
-
1982
- 1982-06-10 JP JP57099705A patent/JPS58215842A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6148252A (ja) * | 1984-08-15 | 1986-03-08 | Nec Home Electronics Ltd | Pcm同期システム |
JPS61161045A (ja) * | 1985-01-08 | 1986-07-21 | Mitsubishi Electric Corp | フレ−ム同期回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS6340509B2 (enrdf_load_stackoverflow) | 1988-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4541104A (en) | Framing circuit for digital system | |
US6212660B1 (en) | Methods and apparatuses for identification of the position of data packets which are located in a serial received data stream | |
US3597539A (en) | Frame synchronization system | |
JPS6226103B2 (enrdf_load_stackoverflow) | ||
US4747105A (en) | Linear feedback sequence detection with error correction | |
CA1212723A (en) | System for transmitting digital information signals | |
US5228036A (en) | Frame synchronization stabilizer | |
JPS58215842A (ja) | ハンチング加速形フレ−ム同期方式 | |
JPH09312638A (ja) | バーストフレーム位相同期回路 | |
US7752506B1 (en) | FIFO memory error circuit and method | |
US20030194036A1 (en) | Synchronization code recovery circuit and method | |
JPS585543B2 (ja) | フレ−ム同期装置 | |
US6307904B1 (en) | Clock recovery circuit | |
JPH0431211B2 (enrdf_load_stackoverflow) | ||
JPH0472423B2 (enrdf_load_stackoverflow) | ||
KR940008743B1 (ko) | 비터비 오류정정장치의 기저값 결정회로 | |
JPH08139711A (ja) | 非同期データの受信回路 | |
JPH04158645A (ja) | フレーム同期回路 | |
JPH05260038A (ja) | ブロック同期選択制御回路 | |
JPH0282828A (ja) | フレーム同期検出回路 | |
JPH0766731A (ja) | Cmi符号復号回路 | |
KR19980047712A (ko) | 자기기록기의 동기신호 검출장치 | |
JPS6081940A (ja) | フレ−ム同期回路 | |
JPH0136743B2 (enrdf_load_stackoverflow) | ||
JPS62275359A (ja) | フレ−ム同期検出方式 |