JPS58203568A - マルチプロセツサシステム - Google Patents

マルチプロセツサシステム

Info

Publication number
JPS58203568A
JPS58203568A JP8657682A JP8657682A JPS58203568A JP S58203568 A JPS58203568 A JP S58203568A JP 8657682 A JP8657682 A JP 8657682A JP 8657682 A JP8657682 A JP 8657682A JP S58203568 A JPS58203568 A JP S58203568A
Authority
JP
Japan
Prior art keywords
data
bus
memory
common
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8657682A
Other languages
English (en)
Japanese (ja)
Other versions
JPH024937B2 (enrdf_load_stackoverflow
Inventor
Fumihiko Takezoe
竹添　文彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP8657682A priority Critical patent/JPS58203568A/ja
Publication of JPS58203568A publication Critical patent/JPS58203568A/ja
Publication of JPH024937B2 publication Critical patent/JPH024937B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP8657682A 1982-05-24 1982-05-24 マルチプロセツサシステム Granted JPS58203568A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8657682A JPS58203568A (ja) 1982-05-24 1982-05-24 マルチプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8657682A JPS58203568A (ja) 1982-05-24 1982-05-24 マルチプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS58203568A true JPS58203568A (ja) 1983-11-28
JPH024937B2 JPH024937B2 (enrdf_load_stackoverflow) 1990-01-31

Family

ID=13890829

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8657682A Granted JPS58203568A (ja) 1982-05-24 1982-05-24 マルチプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS58203568A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH024937B2 (enrdf_load_stackoverflow) 1990-01-31

Similar Documents

Publication Publication Date Title
JPS6155708B2 (enrdf_load_stackoverflow)
JPS58203568A (ja) マルチプロセツサシステム
JPS58211269A (ja) マルチプロセツサシステム
JPS6259825B2 (enrdf_load_stackoverflow)
JPS5856891B2 (ja) 情報処理システム
JP2687716B2 (ja) 情報処理装置
JPH07160655A (ja) メモリアクセス方式
JPS599324Y2 (ja) マルチプロセツサ装置
JPS6337419B2 (enrdf_load_stackoverflow)
JPH03132857A (ja) 複数ｃｐｕ間データ転送回路
JP3219422B2 (ja) キャッシュメモリ制御方式
JPS62212745A (ja) バツフア記憶を有するデ−タ処理装置
JPS6217879Y2 (enrdf_load_stackoverflow)
JPS60243763A (ja) デユアルポ−トメモリ制御回路
JPS60142450A (ja) 記憶システム
JPH07287694A (ja) 多重化処理システムおよびメモリ同期制御方法
JPH0690711B2 (ja) メモリアクセス制御方式
JPS60136853A (ja) デ−タ転送方式
JPH0424733B2 (enrdf_load_stackoverflow)
JPS5847730B2 (ja) メモリアクセス制御方式
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPH0315217B2 (enrdf_load_stackoverflow)
JPH08137738A (ja) Ｃｐｕ調停回路
JPS61131152A (ja) Ｄｍａバツフア制御方式
JPS6039265A (ja) デ−タ転送方式